专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130273956A1 METHOD AND SYSTEM FOR WIFI ACCESS POINT UTILIZING FULL SPECTRUM CAPTURE 有权
标题翻译：使用全光谱捕获的WIFI接入点的方法和系统
公开(公告)号：US20130273956A1
公开(公告)日：2013-10-17
申请号：US13862345
申请日：2013-04-12
申请人： Timothy Gallagher , Curtis Ling , Alan Trerise , Kishore Seendripu
发明人： Timothy Gallagher , Curtis Ling , Alan Trerise , Kishore Seendripu
IPC分类号： H04W16/02
CPC分类号： H04W72/04 , H04W16/02 , H04W84/12 , H04W88/08
摘要： A WiFi access point (AP) includes a receive radio frequency (RF) front end and a baseband processor that controls operation of the receive RF front end. The RF front end captures signals over a wide spectrum that includes a plurality of WiFi frequency bands (2.4 GHz and 5 GHz) and channelizes one or more WiFi channels from the captured signals. The baseband processor combines a plurality of blocks of WiFi channels to create one or more aggregated WiFi channels. The receive RF front end may be integrated on a first integrated circuit and the baseband processor may be integrated on a second integrated circuit. The first and second integrated circuits may be integrated on a single package. The RF front end and the baseband processor may be integrated on a single integrated circuit. The WiFi access point comprises a routing module that is communicatively coupled to the baseband processor.
摘要翻译： WiFi接入点（AP）包括接收射频（RF）前端和控制接收RF前端的操作的基带处理器。 RF前端在包括多个WiFi频带（2.4GHz和5GHz）的宽频谱上捕获信号，并从捕获的信号中通道化一个或多个WiFi信道。基带处理器组合多个WiFi信道块以创建一个或多个聚合的WiFi信道。接收RF前端可以集成在第一集成电路上，并且基带处理器可以集成在第二集成电路上。第一和第二集成电路可以集成在单个封装上。 RF前端和基带处理器可以集成在单个集成电路上。 WiFi接入点包括通信地耦合到基带处理器的路由模块。

2. 发明申请

US20130272228A1 METHOD AND SYSTEM FOR WIFI COMMUNICATION UTILIZING FULL SPECTRUM CAPTURE 有权
标题翻译：使用全频谱捕获的无线通信的方法和系统
公开(公告)号：US20130272228A1
公开(公告)日：2013-10-17
申请号：US13862339
申请日：2013-04-12
申请人： Timothy Gallagher , Curtis Ling , Alan Trerise , Kishore Seendripu
发明人： Timothy Gallagher , Curtis Ling , Alan Trerise , Kishore Seendripu
IPC分类号： H04W72/04
CPC分类号： H04W72/04 , H04W16/02 , H04W84/12 , H04W88/08
摘要： A single receiver is operable to utilize full spectrum capture to capture signals over a wide spectrum comprising a plurality of WiFi frequency bands, extract one or more WiFi channels from said captured signals and aggregate a plurality of blocks of said WiFi channels to create one or more aggregated WiFi channels. The WiFi frequency bands include 2.4 GHz and 5 GHz WiFi frequency bands. A plurality of blocks of the WiFi channels may be aggregated from contiguous blocks of spectrum and/or non-contiguous blocks of spectrum in one or more of said plurality of WiFi frequency bands. One or more non-WiFi channels may be filtered out from the captured signals. One or more aggregated WiFi channels may be assigned to one or more WiFi enabled communication devices. At least a portion of the one or more aggregated WiFi channels may be dynamically assigned to one or more other WiFi enabled communication devices.
摘要翻译：单个接收器可操作以利用全频谱捕获来在包括多个WiFi频带的宽频谱上捕获信号，从所述捕获的信号中提取一个或多个WiFi信道并聚合所述WiFi信道的多个块以创建一个或多个聚合的WiFi频道。 WiFi频段包括2.4 GHz和5 GHz WiFi频段。 WiFi信道的多个块可以从所述多个WiFi频带中的一个或多个中的频谱和/或非连续的频谱块的连续块聚合。可以从捕获的信号中滤出一个或多个非WiFi信道。可以将一个或多个聚合的WiFi信道分配给一个或多个启用WiFi的通信设备。一个或多个聚合的WiFi信道的至少一部分可以被动态分配给一个或多个其他支持WiFi的通信设备。

3. 发明申请

US20130272227A1 METHOD AND SYSTEM FOR CHANNEL ALLOCATION AND BANDWIDTH MANAGEMENT IN A WIFI DEVICE THAT UTILIZES FULL SPECTRUM CAPTURE 有权
标题翻译：在使用全频谱捕获的无线设备中的信道分配和带宽管理方法和系统
公开(公告)号：US20130272227A1
公开(公告)日：2013-10-17
申请号：US13862336
申请日：2013-04-12
申请人： Timothy Gallagher , Curtis Ling , Alan Trerise , Kishore Seendripu
发明人： Timothy Gallagher , Curtis Ling , Alan Trerise , Kishore Seendripu
IPC分类号： H04W72/04
CPC分类号： H04W72/04 , H04W16/02 , H04W84/12 , H04W88/08
摘要： A WiFi device, which utilizes full spectrum capture, captures signals over a wide spectrum including one or more WiFi frequency bands and extracts one or more WiFi channels from the captured signals. The AP analyzes the extracted WiFi channels and aggregates a plurality of blocks of WiFi channels to create one or more aggregated WiFi channels based on the analysis. The WiFi frequency bands comprise 2.4 GHz and 5 GHz WiFi frequency bands. The AP determines one or more characteristics of the extracted WiFi channels based on the analysis. The determined characteristics comprise noise, interference, fading and blocker information. The AP generates a channel map comprising at least the extracted one or more WiFi channels based on the determined characteristics. The AP dynamically and/or adaptively senses the extracted one or more WiFi channels and updates the determined characteristics of the extracted WiFi channels.
摘要翻译：使用全频谱捕获的WiFi设备在包括一个或多个WiFi频带的广谱中捕获信号，并从捕获的信号中提取一个或多个WiFi信道。 AP分析提取的WiFi信道并且聚合多个WiFi信道块以基于分析来创建一个或多个聚合的WiFi信道。 WiFi频段包括2.4GHz和5GHz WiFi频带。 AP基于分析确定提取的WiFi信道的一个或多个特征。所确定的特征包括噪声，干扰，衰落和阻塞信息。基于所确定的特征，AP产生至少包括所提取的一个或多个WiFi信道的频道映射。 AP动态地和/或自适应地感测所提取的一个或多个WiFi信道，并更新确定的提取的WiFi信道的特性。

4. 发明申请

US20060078069A1 Hybrid receiver architecture using upconversion followed by direct downconversion 审中-公开
标题翻译：混合接收机架构使用上转换，然后直接下变频
公开(公告)号：US20060078069A1
公开(公告)日：2006-04-13
申请号：US11248643
申请日：2005-10-12
申请人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
发明人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
IPC分类号： H04L27/06
CPC分类号： H04B1/28 , H03D7/166
摘要： A receiver configured to selectively receive an RF signal from an operating band having a plurality of RF channels. The receiver is configured to upconvert the desired RF channel to an intermediate frequency (IF) greater than the RF channel frequencies. The upconverted RF channel is downconverted to baseband or a low IF. The receiver can perform channel selection by filtering the baseband or low IF signal. The baseband or low IF signal can be upconverted to a programmable output IF.
摘要翻译：一种被配置为从具有多个RF信道的工作频带有选择地接收RF信号的接收机。接收机被配置为将期望的RF信道上变频到大于RF信道频率的中频（IF）。上变频的RF信道被下变频到基带或低IF。接收机可以通过对基带或低IF信号进行滤波来执行信道选择。基带或低IF信号可以上变频到可编程输出IF。

5. 发明授权

US08718584B2 Dual conversion receiver with programmable intermediate frequency and channel selection 有权
标题翻译：具有可编程中频和频道选择的双转换接收器
公开(公告)号：US08718584B2
公开(公告)日：2014-05-06
申请号：US12831152
申请日：2010-07-06
申请人： Kishore Seendripu , Raymond Montemayor , Curtis Ling , Glenn Chang , Sheng Ye
发明人： Kishore Seendripu , Raymond Montemayor , Curtis Ling , Glenn Chang , Sheng Ye
IPC分类号： H04B1/18 , H04B1/10 , H04B1/16 , H04B15/00
CPC分类号： H04L27/3863 , H03D3/009 , H04B1/1036 , H04B1/30
摘要： A dual conversion receiver architecture that converts a radio frequency signal to produce a programmable intermediate frequency whose channel bandwidth and frequency can be changed using variable low-pass filtering to accommodate multiple standards for television and other wireless standards. The dual conversion receiver uses a two stage frequency translation and continual DC offset removal. The dual conversion receiver can be completely implemented on an integrated circuit with no external adjustments.
摘要翻译：一种双转换接收器架构，其转换射频信号以产生可编程中频，其可以使用可变低通滤波来改变其通道带宽和频率，以适应电视和其他无线标准的多种标准。双转换接收机使用两级频率转换和连续DC偏移去除。双转换接收器可以在没有外部调整的集成电路上完全实现。

6. 发明授权

US08374570B2 Harmonic reject receiver architecture and mixer 有权
公开(公告)号：US08374570B2
公开(公告)日：2013-02-12
申请号：US13568562
申请日：2012-08-07
申请人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
发明人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
IPC分类号： H04B1/10 , H04B15/06
CPC分类号： H04B1/26 , H03D3/007 , H03D3/008 , H03D3/009 , H03D7/14 , H03D7/1441 , H03D7/1458 , H03D7/1475 , H03D7/165 , H03D7/166 , H03D2200/0086 , H03H11/22 , H04B1/10 , H04B1/109 , H04B1/12 , H04B1/30 , H04B15/00 , H04J1/18 , H04L27/34
摘要： Receiver architectures and methods of processing harmonic rich input signals employing harmonic suppression mixers are disclosed herein. The disclosed receivers, mixers, and methods enable a receiver to achieve the advantages of switching mixers while greatly reducing the mixer response to the undesired harmonics. A harmonic mixer can include a plurality of mixers coupled to an input signal. A plurality of phases of a local oscillator signal can be generated from a single local oscillator output. Each of the phases can be used to drive an input of one of the mixers. The mixer outputs can be combined to generate a frequency converted output that has harmonic rejection.

7. 发明申请

US20120302193A1 HARMONIC REJECT RECEIVER ARCHITECTURE AND MIXER 有权
公开(公告)号：US20120302193A1
公开(公告)日：2012-11-29
申请号：US13568456
申请日：2012-08-07
申请人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
发明人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
IPC分类号： H04B1/26
CPC分类号： H04B1/26 , H03D3/007 , H03D3/008 , H03D3/009 , H03D7/14 , H03D7/1441 , H03D7/1458 , H03D7/1475 , H03D7/165 , H03D7/166 , H03D2200/0086 , H03H11/22 , H04B1/10 , H04B1/109 , H04B1/12 , H04B1/30 , H04B15/00 , H04J1/18 , H04L27/34
摘要： Receiver architectures and methods of processing harmonic rich input signals employing harmonic suppression mixers are disclosed herein. The disclosed receivers, mixers, and methods enable a receiver to achieve the advantages of switching mixers while greatly reducing the mixer response to the undesired harmonics. A harmonic mixer can include a plurality of mixers coupled to an input signal. A plurality of phases of a local oscillator signal can be generated from a single local oscillator output. Each of the phases can be used to drive an input of one of the mixers. The mixer outputs can be combined to generate a frequency converted output that has harmonic rejection.

8. 发明授权

US08285240B2 Harmonic reject receiver architecture and mixer 有权
标题翻译：谐波抑制接收机架构和混频器
公开(公告)号：US08285240B2
公开(公告)日：2012-10-09
申请号：US12432666
申请日：2009-04-29
申请人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
发明人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
IPC分类号： H04B1/10 , H04B15/06
CPC分类号： H04B1/26 , H03D3/007 , H03D3/008 , H03D3/009 , H03D7/14 , H03D7/1441 , H03D7/1458 , H03D7/1475 , H03D7/165 , H03D7/166 , H03D2200/0086 , H03H11/22 , H04B1/10 , H04B1/109 , H04B1/12 , H04B1/30 , H04B15/00 , H04J1/18 , H04L27/34
摘要： Receiver architectures and methods of processing harmonic rich input signals employing harmonic suppression mixers are disclosed herein. The disclosed receivers, mixers, and methods enable a receiver to achieve the advantages of switching mixers while greatly reducing the mixer response to the undesired harmonics. A harmonic mixer can include a plurality of mixers coupled to an input signal. A plurality of phases of a local oscillator signal can be generated from a single local oscillator output. Each of the phases can be used to drive an input of one of the mixers. The mixer outputs can be combined to generate a frequency converted output that has harmonic rejection.
摘要翻译：本文公开了采用谐波抑制混频器处理谐波丰富输入信号的接收机架构和方法。所公开的接收机，混频器和方法使得接收机能够实现切换混频器的优点，同时大大降低了混频器对不需要的谐波的响应。谐波混频器可以包括耦合到输入信号的多个混频器。可以从单个本地振荡器输出产生本地振荡器信号的多个相位。每个相都可用于驱动混合器之一的输入。混频器输出可以组合以产生具有谐波抑制的频率转换输出。

9. 发明授权

US08374569B2 Harmonic reject receiver architecture and mixer 有权
公开(公告)号：US08374569B2
公开(公告)日：2013-02-12
申请号：US13568456
申请日：2012-08-07
申请人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
发明人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
IPC分类号： H04B1/10 , H04B15/06
CPC分类号： H04B1/26 , H03D3/007 , H03D3/008 , H03D3/009 , H03D7/14 , H03D7/1441 , H03D7/1458 , H03D7/1475 , H03D7/165 , H03D7/166 , H03D2200/0086 , H03H11/22 , H04B1/10 , H04B1/109 , H04B1/12 , H04B1/30 , H04B15/00 , H04J1/18 , H04L27/34
摘要： Receiver architectures and methods of processing harmonic rich input signals employing harmonic suppression mixers are disclosed herein. The disclosed receivers, mixers, and methods enable a receiver to achieve the advantages of switching mixers while greatly reducing the mixer response to the undesired harmonics. A harmonic mixer can include a plurality of mixers coupled to an input signal. A plurality of phases of a local oscillator signal can be generated from a single local oscillator output. Each of the phases can be used to drive an input of one of the mixers. The mixer outputs can be combined to generate a frequency converted output that has harmonic rejection.

10. 发明授权

US08306157B2 Receiver architecture with digitally generated intermediate frequency 有权
标题翻译：具有数字生成中频的接收机架构
公开(公告)号：US08306157B2
公开(公告)日：2012-11-06
申请号：US12831201
申请日：2010-07-06
申请人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
发明人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
IPC分类号： H03D3/22
CPC分类号： H04L5/06 , H03D3/008 , H03D3/009 , H03D7/166 , H04B1/30
摘要： A receiver can be configured to include an RF front end that is configured to downconvert a received signal to a baseband signal or a low Intermediate Frequency (IF) signal. The receiver can downconvert the desired signal from an RF frequency in the presence of numerous interference sources to a baseband or low IF signal for filtering and channel selection. The filtered baseband or low IF signal can be converted to a digital representation. The digital representation of the signal can be upconverted in the digital domain to a programmable IF frequency. The digital IF signal can be converted to an analog IF signal that can be processed by legacy hardware.
摘要翻译：接收机可以被配置为包括被配置为将接收到的信号下变频为基带信号或低中频（IF）信号的RF前端。接收机可以在存在多个干扰源的情况下将来自RF频率的期望信号下变频到用于滤波和信道选择的基带或低IF信号。滤波后的基带或低IF信号可以转换为数字表示。信号的数字表示可以在数字域中上转换成可编程的中频。数字IF信号可以转换为可由传统硬件处理的模拟IF信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式