专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5276234A Process for producing 2-methylnaphthalene 失效
标题翻译： 2-甲基萘的制备方法
公开(公告)号：US5276234A
公开(公告)日：1994-01-04
申请号：US757224
申请日：1991-09-10
申请人： Tatsuya Nobusawa , Toshihide Suzuki , Akinori Matsuura
发明人： Tatsuya Nobusawa , Toshihide Suzuki , Akinori Matsuura
IPC分类号： B01J29/08 , C07C5/27 , C07C5/367 , C07C15/16
CPC分类号： B01J29/084 , C07C5/2737 , C07C2529/08
摘要： The invention provides a process for producing 2-methylnaphthalene by isomerization of 1-methylnaphthalene in which a Y zeolite having a unit cell constant of less than or equal to 24.37 .ANG. (10.sup.-10 m) is used as an isomerization catalyst.Since the isomerization is effected by the use of the inventive heterogeneous solid catalyst which has a long catalyst life, 2-methylnaphthalene is produced from 1-methylnaphthalene efficiently with less cost and handling steps for regeneration or exchange of the catalyst.
摘要翻译：本发明提供一种使用1-甲基萘异构化生产2-甲基萘的方法，其中使用单元电池常数小于或等于24.37（10-10μm）的Y沸石作为异构化催化剂。由于通过使用具有长催化剂寿命的本发明的异构固体催化剂来实现异构化，因此2-甲基萘由1-甲基萘有效地以较低的成本和催化剂的再生或更换的处理步骤有效地生产。

2. 发明授权

US5284552A Method for refining methylnaphthalene-containing oil 失效
标题翻译：精制含甲基萘的油的方法
公开(公告)号：US5284552A
公开(公告)日：1994-02-08
申请号：US893779
申请日：1992-06-05
申请人： Toshihide Suzuki , Yoshinori Takagi , Tatsuya Nobusawa
发明人： Toshihide Suzuki , Yoshinori Takagi , Tatsuya Nobusawa
IPC分类号： B01J23/88 , C07B61/00 , C07C7/00 , C07C7/163 , C07C15/24 , C10G7/08 , C10G67/04 , B01D3/36
CPC分类号： C10G7/08 , C10G2400/30 , Y10S203/17
摘要： A method for refining a methylnaphthalene-containing oil includes the steps of azeotropically distilling the methylnaphthalene-containing oil with ethylene glycol to produce a methylnaphthalene fraction having a reduced content of nitrogen compounds; and hydrodesulfurizing the methylnaphthalene fraction in the presence of a catalyst having loaded thereto at least one member selected from molybdenum, cobalt and nickel.
摘要翻译：用于精制含甲基萘的油的方法包括以下步骤：将含甲基萘的油与乙二醇共沸蒸馏以产生具有降低的氮化合物含量的甲基萘馏分; 并在负载有至少一种选自钼，钴和镍的成分的催化剂的存在下对甲基萘馏分进行加氢脱硫。

3. 发明授权

US6066685A Method for treating plastics and solid fuel obtained by the same method 失效
标题翻译：通过相同方法得到的处理塑料和固体燃料的方法
公开(公告)号：US6066685A
公开(公告)日：2000-05-23
申请号：US132704
申请日：1998-08-12
申请人： Tatsuya Nobusawa , Toshihide Suzuki , Kimihiro Nishimura , Makiko Ijiri , Masahiko Tada , Masafumi Komatsu
发明人： Tatsuya Nobusawa , Toshihide Suzuki , Kimihiro Nishimura , Makiko Ijiri , Masahiko Tada , Masafumi Komatsu
IPC分类号： A62D3/00 , A62D3/40 , A62D101/22 , C10L5/48 , C10L9/02 , C21B13/00 , C08J3/02
CPC分类号： A62D3/40 , C10L5/48 , C10L9/02 , C21B13/0066 , A62D2101/22 , Y02E50/30 , Y02P10/136
摘要： A method for treating plastics, which is feasible on plastics containing films mixed therein, which is capable of performing dehydrochlorination simultaneously, and which provides processed plastics capable of being easily size-reduced. The method includes mixing the plastics with an organic solvent at a temperature not lower than 150.degree. C.; allowing the plastics to dissolve and/or swell; removing the organic solvent or both the organic solvent and low-boiling point components from the treated solution thereafter; and solidifying the resulting product. The method can produce solid fuels and reducing agents for ores.
摘要翻译：一种用于处理塑料的方法，其对于混合在其中的含塑料的膜是可行的，其能够同时进行脱氯化氢，并且提供能够容易地减小尺寸的加工塑料。该方法包括在不低于150℃的温度下将塑料与有机溶剂混合; 使塑料溶解和/或溶胀; 此后从处理溶液中除去有机溶剂或有机溶剂和低沸点组分; 并固化所得产物。该方法可生产固体燃料和矿石还原剂。

4. 发明授权

US5243113A Process for preparing 2-methylnaphthalene 失效
标题翻译：制备2-甲基苯乙烯的方法
公开(公告)号：US5243113A
公开(公告)日：1993-09-07
申请号：US927468
申请日：1992-08-10
申请人： Tatsuya Nobusawa , Yoshinori Takagi , Toshihide Suzuki , Tsugio Horita
发明人： Tatsuya Nobusawa , Yoshinori Takagi , Toshihide Suzuki , Tsugio Horita
IPC分类号： B01J29/08 , C07B61/00 , C07C5/27 , C07C7/06 , C07C7/163 , C07C15/24 , C10G7/08 , C10G67/04
CPC分类号： C10G7/08 , C10G2400/30
摘要： An economically advantageous process for preparing 2-methylnaphthalene is provided. The process comprises the steps of azeotropically distilling a 1-methylnaphthalene-containing oil with ethylene glycol to produce a denitrified oil; subjecting the denitrified oil to an isomerization to promote an isomerization from 1-methylnaphthalene to 2-methylnaphthalene and produce an isomerization product; and recovering 2-methylnaphthalene from the isomerization product. The process may further comprise the step of hydrodesulfurizing or hydrogenating a portion or all of the denitrified oil to produce a hydrodesulfurized or hydrogenated product so that the product alone or the product together with the non-hydrodesulfurized or hydrogenated oil can be subjected to the subsequent isomerization step. Catalytic life of the isomerization catalyst is markedly prolonged to enable a production of 2-methylnaphthalene at a high yield.

5. 发明授权

US08461926B2 Differential amplifier circuit 有权
标题翻译：差分放大电路
公开(公告)号：US08461926B2
公开(公告)日：2013-06-11
申请号：US13309687
申请日：2011-12-02
申请人： Akiko Mineyama , Yoichi Kawano , Toshihide Suzuki
发明人： Akiko Mineyama , Yoichi Kawano , Toshihide Suzuki
IPC分类号： H03F3/45
CPC分类号： H03F3/45179 , H03F1/56 , H03F2200/102 , H03F2200/387 , H03F2203/45318 , H03F2203/45332 , H03F2203/45654 , H03F2203/45688
摘要： A differential amplifier circuit includes a first/second field effect transistor including a gate coupled to a first/second differential input signal terminal, a source coupled to a reference potential node, and a drain coupled to a first/second differential output signal terminal, a first variable capacitor coupled between the gate of the first field effect transistor and the drain of the second field effect transistor, a second variable capacitor coupled between the gate of the second field effect transistor and the drain of the first field effect transistor, and a first envelope detector configured to detect an envelope of a signal at the first differential output signal terminal or the second differential output signal terminal, the first variable capacitor and/or the second variable capacitor has a capacitance that varies in accordance with an envelope detected by the first envelope detector.
摘要翻译：差分放大器电路包括第一/第二场效应晶体管，其包括耦合到第一/第二差分输入信号端子的栅极，耦合到参考电势节点的源极和耦合到第一/第二差分输出信号端子的漏极，耦合在第一场效应晶体管的栅极和第二场效应晶体管的漏极之间的第一可变电容器，耦合在第二场效应晶体管的栅极和第一场效应晶体管的漏极之间的第二可变电容器，包络检测器被配置为检测第一差分输出信号端或第二差分输出信号端的信号包络，第一可变电容和/或第二可变电容具有根据由第一差分输出信号包络检测器。

6. 发明授权

US08410550B2 Breakdown voltage MOS semiconductor device 有权
标题翻译：击穿电压MOS半导体器件
公开(公告)号：US08410550B2
公开(公告)日：2013-04-02
申请号：US12797078
申请日：2010-06-09
申请人： Masashi Shima , Kazukiyo Joshin , Toshihide Suzuki
发明人： Masashi Shima , Kazukiyo Joshin , Toshihide Suzuki
IPC分类号： H01L29/66 , H01L29/78
CPC分类号： H01L29/66681 , H01L21/26586 , H01L29/0634 , H01L29/0847 , H01L29/41775 , H01L29/456 , H01L29/4933 , H01L29/665 , H01L29/66659 , H01L29/7835
摘要： A semiconductor device has: a low concentration drain region creeping under a gate electrode of a MIS type transistor; a high concentration drain region having an impurity concentration higher than the low concentration drain region and formed in the low concentration drain region spaced apart from the gate electrode; and an opposite conductivity type region of a conductivity type opposite to the drain region formed in the low concentration drain region on a surface area between the high concentration drain region and the gate electrode, the opposite conductivity type region and low concentration drain region forming a pn junction.
摘要翻译：半导体器件具有：在MIS型晶体管的栅电极下方的低浓度漏极区域; 高浓度漏区，其杂质浓度高于低浓度漏区，并形成在与栅电极间隔开的低浓度漏区中; 以及与在高浓度漏极区域和栅电极之间的表面积上形成的低浓度漏极区域中形成的漏极区域的导电类型相反的导电类型区域，形成pn的相反导电类型区域和低浓度漏极区域交界处

7. 发明授权

US08301041B2 Power off sequence of image forming apparatus 有权
标题翻译：图像形成装置的断电顺序
公开(公告)号：US08301041B2
公开(公告)日：2012-10-30
申请号：US12868992
申请日：2010-08-26
申请人： Toshihide Suzuki
发明人： Toshihide Suzuki
IPC分类号： G03G15/00
CPC分类号： G03G15/5004 , G03G15/2039
摘要： A first power source unit supplies power to a first control unit accessing a storage unit. An image forming unit controlled by a second control unit is provided with a load for forming an image. A second power source unit supplies power to the load and the storage unit. A switch unit is operated to power on or off an image forming apparatus. The first control unit, upon receiving the status signal instructing power-off, causes the storage unit to shut down and transmits an instruction to cause the load to shut down to the second control unit. The second control unit, if a shutdown instruction is not received even when the status signal instructing power-off has been detected, performs control to stop the load and then stop the supply of power from the second power source unit.
摘要翻译：第一电源单元向接入存储单元的第一控制单元供电。由第二控制单元控制的图像形成单元设置有用于形成图像的负载。第二电源单元向负载和存储单元供电。操作开关单元以打开或关闭图像形成装置。第一控制单元在接收到指示断电的状态信号时，使存储单元关闭并发送使得负载关闭到第二控制单元的指令。第二控制单元即使当检测到指示关闭电源的状态信号时也没有接收到关闭指令，则执行停止负载的控制，然后停止来自第二电源单元的电力供应。

8. 发明申请

US20110052243A1 POWER OFF SEQUENCE OF IMAGE FORMING APPARATUS 有权
标题翻译：图像形成装置的断电顺序
公开(公告)号：US20110052243A1
公开(公告)日：2011-03-03
申请号：US12868992
申请日：2010-08-26
申请人： Toshihide Suzuki
发明人： Toshihide Suzuki
IPC分类号： G03G15/00
CPC分类号： G03G15/5004 , G03G15/2039
摘要： A first power source unit supplies power to a first control unit accessing a storage unit. An image forming unit controlled by a second control unit is provided with a load for forming an image. A second power source unit supplies power to the load and the storage unit. A switch unit is operated to power on or off an image forming apparatus. The first control unit, upon receiving the status signal instructing power-off, causes the storage unit to shut down and transmits an instruction to cause the load to shut down to the second control unit. The second control unit, if a shutdown instruction is not received even when the status signal instructing power-off has been detected, performs control to stop the load and then stop the supply of power from the second power source unit.
摘要翻译：第一电源单元向接入存储单元的第一控制单元供电。由第二控制单元控制的图像形成单元设置有用于形成图像的负载。第二电源单元向负载和存储单元供电。操作开关单元以打开或关闭图像形成装置。第一控制单元在接收到指示断电的状态信号时，使存储单元关闭并发送使得负载关闭到第二控制单元的指令。第二控制单元即使当检测到指示关闭电源的状态信号时也没有接收到关闭指令，则执行停止负载的控制，然后停止来自第二电源单元的电力供应。

9. 发明申请

US20100248648A1 AMPLIFIER CIRCUIT AND TRANSCEIVER 有权
标题翻译：放大器电路和收发器
公开(公告)号：US20100248648A1
公开(公告)日：2010-09-30
申请号：US12719208
申请日：2010-03-08
申请人： Toshihide Suzuki
发明人： Toshihide Suzuki
IPC分类号： H04B1/38 , H03F3/45
CPC分类号： H03F3/211 , H03F1/0277 , H03F1/565 , H03F3/245 , H03F3/45179 , H03F3/72 , H03F2200/541 , H03F2203/45394 , H03F2203/45481 , H03F2203/45554 , H03F2203/45728 , H03F2203/45731
摘要： An amplifier circuit includes: a field-effect transistor including a first gate, a first source and a first drain, the first gate receiving one of differential signals, and the first source being connected to a reference potential node; a field-effect transistor including a second gate, a second source and a second drain, the second gate receiving the other of the differential signals, and the second source being connected to a reference potential node; a first transformer including a first inductor and a first secondary inductor which are magnetically coupled together, the first inductor being connected between the first drain of the first field-effect transistor and the second drain of the second field-effect transistor, and the first secondary inductor being connected between an output terminal and a reference potential node; and a first switch circuit connecting a power-supply potential node or a reference potential node to a midpoint of the first inductor.
摘要翻译：放大器电路包括：场效应晶体管，包括第一栅极，第一源极和第一漏极，第一栅极接收差分信号之一，第一源极连接到参考电位节点; 场效应晶体管，包括第二栅极，第二源极和第二漏极，所述第二栅极接收所述差分信号中的另一个，所述第二源极连接到参考电位节点; 第一变压器，包括磁耦合在一起的第一电感器和第一次级电感器，第一电感器连接在第一场效应晶体管的第一漏极和第二场效应晶体管的第二漏极之间，第一次级电感器电感器连接在输出端子和参考电位节点之间; 以及将电源电位节点或参考电位节点连接到第一电感器的中点的第一开关电路。

10. 发明申请

US20060132213A1 Clock generator circuit, signal multiplexing circuit, optical transmitter, and clock generation method 有权
公开(公告)号：US20060132213A1
公开(公告)日：2006-06-22
申请号：US11117382
申请日：2005-04-29
申请人： Toshihide Suzuki
发明人： Toshihide Suzuki
IPC分类号： H03H11/26
CPC分类号： H03K5/15066 , H04J3/047 , H04J3/0685
摘要： For the purpose of achieving multiplexing of data signals for the channels of more than four in number in the generating of a frequency-divided clock signal using toggle flip-flop circuits (TFF), while avoiding any possible phase shift relationship between generated frequency-divided clock signals attributed to the indefinite initial state posing the inherent problem of the TFF, there is provided a clock generator circuit comprising a plurality of toggle flip-flop circuits connected in series, capable of outputting a pair of frequency-divided clock signals with different phases; and a delay circuit connected to the toggle flip-flop circuit, capable of outputting a clock signal with a phase shifted with respect to the phases of the pair of frequency-divided clock signal phases by delaying either one or both of the pair of frequency-divided clock signals being outputted from the toggle flip-flop circuits.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式