专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5444833A Graphic editing apparatus with grid size selection 失效
标题翻译：具有网格尺寸选择的图形编辑装置
公开(公告)号：US5444833A
公开(公告)日：1995-08-22
申请号：US22620
申请日：1993-02-17
申请人： Tomoaki Kawai , Takashi Nakamura , Tsuneaki Kadosawa , Kunitaka Ozawa , Eiji Koga , Satoshi Ogiwara
发明人： Tomoaki Kawai , Takashi Nakamura , Tsuneaki Kadosawa , Kunitaka Ozawa , Eiji Koga , Satoshi Ogiwara
IPC分类号： G06F17/50 , G06F3/033 , G06F3/048 , G06T11/20 , G06T11/80
CPC分类号： G06T11/206 , G06F3/04845
摘要： In a graphic editor, a graphic pattern is entered by a pointer with the aid of grid points. The size of the grid points is varied over the entire display image or over a portion of the display image according to the type of entering operation.
摘要翻译：在图形编辑器中，借助于网格点，由指针输入图形。根据进入操作的类型，网格点的大小在整个显示图像上或在显示图像的一部分上变化。

2. 发明授权

US5721959A Information processing apparatus for pattern editing using logic relationship representative patterns 失效
标题翻译：用于使用逻辑关系代表性图案的图案编辑的信息处理装置
公开(公告)号：US5721959A
公开(公告)日：1998-02-24
申请号：US347173
申请日：1994-11-22
申请人： Takashi Nakamura , Tsuneaki Kadosawa , Kunitaka Ozawa , Tomoaki Kawai , Eiji Koga , Satoshi Ogiwara
发明人： Takashi Nakamura , Tsuneaki Kadosawa , Kunitaka Ozawa , Tomoaki Kawai , Eiji Koga , Satoshi Ogiwara
IPC分类号： G06T11/60 , G06F17/50
CPC分类号： G06T11/60 , Y10S706/919 , Y10S715/967
摘要： A pattern editing apparatus includes a selector for selecting a plurality of patterns to be object patterns for an editing process. The plurality of patterns are displayed in a first area on a screen. The pattern selected by the selector is displayed in a second area on the screen. The apparatus also includes a provider, responsive to the selector, for providing a pattern for coupling the selected patterns displayed in the second area. The pattern coupling represents a flow chart processing relationship among the selected patterns. Also provided is a generator for generating a signal responsive to the absence of any pattern representing a flow chart processing relationship in the selected patterns, and an adder for adding the pattern representing the flow chart processing relationship as an object pattern of the editing process.
摘要翻译：图案编辑装置包括：选择器，用于选择作为编辑处理的对象图案的多个图案。多个图案显示在屏幕的第一区域中。由选择器选择的图案显示在屏幕的第二个区域中。该设备还包括响应于选择器的提供者，用于提供用于耦合在第二区域中显示的所选择的模式的模式。模式耦合表示所选模式之间的流程图处理关系。还提供了一种用于响应于不存在表示所选择的模式中的流程图处理关系的任何模式来生成信号的发生器，以及用于将表示流程图处理关系的模式添加为编辑处理的对象模式的加法器。

3. 发明授权

US5418919A Apparatus and method for concurrently executing plural tasks in which identifiers specify steps in tasks 失效
标题翻译：用于同时执行多个任务的装置和方法，其中标识符指定任务中的步骤
公开(公告)号：US5418919A
公开(公告)日：1995-05-23
申请号：US161442
申请日：1993-12-06
申请人： Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Satoshi Ogiwara , Tomoaki Kawai , Kunitaka Ozawa
发明人： Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Satoshi Ogiwara , Tomoaki Kawai , Kunitaka Ozawa
IPC分类号： G06F9/46 , G06F9/40
CPC分类号： G06F9/52
摘要： An information processing device which operates under a multiprogramming system stores instruction words and an execution condition word for each of those instruction words as a pair in program memories, judges whether or not an instruction can be executed on the basis of its execution condition word and executes the instruction when it is judged to be executable. An information processing device which operates under a multi-CPU system connects a plurality of memories to a plurality of CPUs. The plurality of memories store the global variables accessed most frequently by the CPU with which their own memories are connected.
摘要翻译：在多重程序系统下操作的信息处理装置将程序存储器中的这些指令字中的每一个的指令字和执行条件字存储在一起，判断是否可以基于执行条件字执行指令，并执行当判断为可执行时的指令。在多CPU系统下操作的信息处理装置将多个存储器连接到多个CPU。多个存储器存储与它们自己的存储器连接的CPU最频繁访问的全局变量。

4. 发明授权

US5579495A Information processing in which a simulation of parallelism is achieved 失效
标题翻译：实现并行仿真的信息处理
公开(公告)号：US5579495A
公开(公告)日：1996-11-26
申请号：US411406
申请日：1995-03-28
申请人： Kunitaka Ozawa , Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Hitoshi Watanabe
发明人： Kunitaka Ozawa , Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Hitoshi Watanabe
IPC分类号： G06F9/46 , G06F9/48 , G06F9/40
CPC分类号： G06F9/4881
摘要： An information processing system having a memory for storing a plurality of programs executed in a parallel processing manner, an instruction interpretation section for interpreting instructions in the programs, and an instruction execution section for executing the interpreted instructions. Queues for registering the numbers of the steps of the programs to be executed, wherein the numbers of the steps to be executed next are registered in the queues, the number of each step registered in the queues is read out, the processing to be performed in accordance with the step corresponding to the step number read out is interpreted, and instructions are given to the instruction interpretation section according to the content of the step interpreted. The step numbers of other steps to be executed are registered in the queues, and the plurality of programs are executed in parallel based on the order of the queues.
摘要翻译：一种具有用于存储以并行处理方式执行的多个程序的存储器的信息处理系统，用于解释程序中的指令的指令解释部分以及用于执行解释指令的指令执行部分。用于登记要执行的程序的步骤的编号的队列，其中接下来要执行的步骤的编号被登记在队列中，读出登记在队列中的每个步骤的数量，在根据对应于步骤编号读出的步骤进行解释，并且根据所解释的步骤的内容给出指令解释部分的指令。要执行的其他步骤的步骤号被登记在队列中，并且基于队列的顺序并行地执行多个程序。

5. 发明授权

US5369746A Interprocessor data transferring system and method 失效
标题翻译：处理器间数据传输系统和方法
公开(公告)号：US5369746A
公开(公告)日：1994-11-29
申请号：US126029
申请日：1993-09-24
申请人： Takashi Nakamura , Kunitaka Ozawa , Tsuneaki Kadosawa , Eiji Koga , Hitoshi Watanabe
发明人： Takashi Nakamura , Kunitaka Ozawa , Tsuneaki Kadosawa , Eiji Koga , Hitoshi Watanabe
IPC分类号： G06F15/16 , G06F15/17 , G06F15/177 , G06F13/00
CPC分类号： G06F15/17
摘要： An information processor including a plurality of processors interconnected by communication means, each processor having a memory storing a program and data, an instruction interpretation section for interpreting instructions in the program, and an instruction execution section for executing the result of interpretation. Each processor referring to the address of source data or destination data indicated by an operand of a data transfer instruction, and determining which of the plurality of processors the source data or destination data pertain.
摘要翻译：一种信息处理器，包括通过通信装置互连的多个处理器，每个处理器具有存储程序和数据的存储器，用于解释程序中的指令的指令解释部分以及用于执行解释结果的指令执行部分。每个处理器参考由数据传输指令的操作数指示的源数据或目的地数据的地址，以及确定源数据或目的地数据所涉及的多个处理器中的哪一个。

6. 发明授权

US5287439A Graphic editing especially suitable for use in graphic programming, flow charts, etc. 失效
标题翻译：图形编辑特别适用于图形编程，流程图等。
公开(公告)号：US5287439A
公开(公告)日：1994-02-15
申请号：US711317
申请日：1991-06-06
申请人： Eiji Koga , Takashi Nakamura , Kunitaka Ozawa , Tsuneaki Kadosawa , Hitoshi Watanabe
发明人： Eiji Koga , Takashi Nakamura , Kunitaka Ozawa , Tsuneaki Kadosawa , Hitoshi Watanabe
IPC分类号： G06F17/50 , G06F9/44 , G06T11/60 , G06T11/80 , G06F15/62
CPC分类号： G06T11/60 , Y10S715/967
摘要： A figure editing apparatus for editing figure sets each comprising a set of a plurality of basic figures includes a first memory for storing, in correlated form, each figure set and the plurality of basic figures constituting the figure set, a second memory for storing, in correlated form, each figure set and an area corresponding to the figure set, a third memory for storing, in correlated form, the basic figures and areas corresponding to the basic figures, and an adding/deleting unit for designating an area corresponding to a figure set or basic figure, thereby to add a basic figure to or delete the basic figure from the first memory. The editing of figure sets, each of which comprises a set of a plurality of basic figures, and particularly the editing of a graphical program, is simplified.
摘要翻译：用于编辑包括多个基本图形的集合的图形集合的图形编辑装置包括用于以相关联的形式存储构成图形集合的每个图形集合和多个基本图形的第一存储器，用于存储，相关形式，每个图集和对应于图集的区域，以相关形式存储与基本图形相对应的基本图形和区域的第三存储器，以及用于指定对应于图形的区域的添加/删除单元设置或基本图形，从而从第一个内存中添加基本图形或删除基本图形。简化了图形集合的编辑，每个图集包括一组多个基本图形，特别是图形程序的编辑。

7. 发明授权

US5918011A Method for execution of program steps by a remote CPU in a computer network 失效
标题翻译：由计算机网络中的远程CPU执行程序步骤的方法
公开(公告)号：US5918011A
公开(公告)日：1999-06-29
申请号：US898558
申请日：1997-07-22
申请人： Hitoshi Watanabe , Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Satoshi Asada
发明人： Hitoshi Watanabe , Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Satoshi Asada
IPC分类号： G06F13/00 , G06F9/48 , G06F15/16 , G06F15/177
CPC分类号： G06F9/4843
摘要： Each CPU registers jobs of its own in the form of nodes in a normal node queue, executes the registered jobs in a registration order, has a queue (remote node queue) for registering a job requested by another CPU in the form of a node, and executes the remote nodes in a registration order as in the normal nodes. When the first CPU causes the second CPU to execute a job, the first CPU transmits the job in the form of a node processed by the second CPU. The second CPU registers the received node in the remote node queue and executes it as in the normal node. The second CPU sends back, to the first CPU, the processing result of the received node in the form of a node processed by the first CPU, as needed.
摘要翻译：每个CPU以普通节点队列中的节点的形式注册自己的作业，以注册顺序执行注册的作业，具有用于以节点的形式注册由另一CPU请求的作业的队列（远程节点队列）并按照正常节点中的注册顺序执行远程节点。当第一CPU使第二CPU执行作业时，第一CPU以第二CPU处理的节点的形式发送作业。第二个CPU将接收到的节点注册到远程节点队列中，并像普通节点那样执行。第二CPU根据需要以第一CPU处理的节点的形式向第一CPU发回接收节点的处理结果。

8. 发明授权

US5481705A Method for executing a program with branch-to modifying instructions 失效
标题翻译：用分支到修改指令执行程序的方法
公开(公告)号：US5481705A
公开(公告)日：1996-01-02
申请号：US82858
申请日：1993-06-28
申请人： Hitoshi Watanabe , Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Satoshi Asada
发明人： Hitoshi Watanabe , Tsuneaki Kadosawa , Takashi Nakamura , Eiji Koga , Satoshi Asada
IPC分类号： G06F11/28 , G06F11/36 , G06F9/32
CPC分类号： G06F11/362
摘要： In a method for executing a program for sequentially reading step information registered in an execution queue in the order of registration in order to permit the modification of a branch-to address with ease and without error when the modification of the branch-to address is instructed during the debugging of the program, the step information which is no longer the branch-to address due to the modification is searched in response to the branch-to address modification instruction, the retrieved step information is erased from the execution queue, and step information which is a new branch-to address is registered at the position of the erased step.
摘要翻译：在执行用于顺序地读取登记在执行队列中的步骤信息的程序的方法中，以便当指示对分支地址的修改时，容易且无错误地修改分支到地址在程序调试期间，响应于分支到地址修改指令，搜索由于修改而不再是分支到地址的步骤信息，从执行队列中擦除检索到的步骤信息，并且步骤信息这是一个新的分支到地址被注册在擦除步骤的位置。

9. 发明授权

US07609913B2 Image processing apparatus, image processing method and storage medium 失效
标题翻译：图像处理装置，图像处理方法和存储介质
公开(公告)号：US07609913B2
公开(公告)日：2009-10-27
申请号：US11144686
申请日：2005-06-06
申请人： Hitoshi Watanabe , Eiji Koga , Satoshi Ogiwara , Shinichiro Uno
发明人： Hitoshi Watanabe , Eiji Koga , Satoshi Ogiwara , Shinichiro Uno
IPC分类号： G06K9/32 , G06K15/00 , G06F12/00 , H04N5/76
CPC分类号： H04N1/00196 , H04N1/00132 , H04N1/00198 , H04N1/00453 , H04N1/00461 , H04N1/3872 , H04N2201/3247
摘要： A cell type page which displays a fixed number of images at fixed positions with fixed size on a screen and a free type page which displays equal to or more than one image at arbitrary positions with arbitrary size on the screen are provided. In response to an image insertion order in the cell type page, images belong to the cell type pages behind that cell type page are sent astern without influencing positions of images belong to the free type pages behind that cell type image and blank pages are added if there is no blank cells. In response to an image deletion order from the cell type page, images behind an image to be deleted belong to the cell type pages behind that cell type page are closed ahead without influencing positions of images belong to the free type page behind that cell type page and the blank pages are deleted if the blank pages are appeared.
摘要翻译：提供了一种单元格类型页面，其在屏幕上以固定大小的固定位置显示固定数量的图像，并且在屏幕上任意大小的任意位置显示等于或大于一个图像的自由类型页面。响应于单元格类型页面中的图像插入顺序，属于该单元格类型页面之后的单元格类型页面的图像被发送，而不影响属于该单元格类型图像后面的空闲类型页面的图像的位置，并且添加空白页面没有空白单元格。响应于来自单元格类型页面的图像删除顺序，要删除的图像后面的图像属于该单元格类型页面之后的单元格类型页面，而不影响属于该单元格类型页面后面的自由类型页面的图像的位置如果出现空白页，空白页将被删除。

10. 发明申请

US20050220366A1 Image processing apparatus, image processing method and storage medium 失效
标题翻译：图像处理装置，图像处理方法和存储介质
公开(公告)号：US20050220366A1
公开(公告)日：2005-10-06
申请号：US11144686
申请日：2005-06-06
申请人： Hitoshi Watanabe , Eiji Koga , Satoshi Ogiwara , Shinichiro Uno
发明人： Hitoshi Watanabe , Eiji Koga , Satoshi Ogiwara , Shinichiro Uno
IPC分类号： G06F17/21 , G06F15/00 , G06F17/24 , G06F17/30 , G06K9/54 , G06K9/60 , G06T1/00 , H04N1/00 , H04N1/387 , H04N5/76
CPC分类号： H04N1/00196 , H04N1/00132 , H04N1/00198 , H04N1/00453 , H04N1/00461 , H04N1/3872 , H04N2201/3247
摘要： A cell type page which displays a fixed number of images at fixed positions with fixed size on a screen and a free type page which displays equal to or more than one image at arbitrary positions with arbitrary size on the screen are provided. In response to an image insertion order in the cell type page, images belong to the cell type pages behind that cell type page are sent astern without influencing positions of images belong to the free type pages behind that cell type image and blank pages are added if there is no blank cells. In response to an image deletion order from the cell type page, images behind an image to be deleted belong to the cell type pages behind that cell type page are closed ahead without influencing positions of images belong to the free type page behind that cell type page and the blank pages ate deleted if the blank pages are appeared.
摘要翻译：提供了一种单元格类型页面，其在屏幕上以固定大小的固定位置显示固定数量的图像，并且在屏幕上任意大小的任意位置显示等于或大于一个图像的自由类型页面。响应于单元格类型页面中的图像插入顺序，属于该单元格类型页面之后的单元格类型页面的图像被发送，而不影响属于该单元格类型图像后面的空闲类型页面的图像的位置，并且添加空白页面没有空白单元格。响应于来自单元格类型页面的图像删除顺序，要删除的图像后面的图像属于该单元格类型页面之后的单元格类型页面，而不影响属于该单元格类型页面后面的自由类型页面的图像的位置如果空白页出现，空白页将被删除。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式