专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120139633A1 SEMICONDUCTOR INTEGRATED CIRCUIT AND TUNER SYSTEM INCLUDING THE SAME 审中-公开
标题翻译：半导体集成电路和调谐器系统，包括它们
公开(公告)号：US20120139633A1
公开(公告)日：2012-06-07
申请号：US13398318
申请日：2012-02-16
申请人： Takafumi Nasu , George Hayashi , Katsumasa Hijikata
发明人： Takafumi Nasu , George Hayashi , Katsumasa Hijikata
IPC分类号： H03F3/45 , H03F3/04 , H03L5/00 , H03G3/00
CPC分类号： H03F3/505 , H03F1/0277 , H03F1/3205 , H03F3/195 , H03F3/211 , H03F3/72 , H03F2200/165 , H03F2200/168 , H03F2200/171 , H03F2200/294 , H03F2200/513 , H03F2203/5031 , H03G3/3063 , H03J2200/10 , H04B1/1638
摘要： A presented semiconductor integrated circuit, which processes an RF signal, achieves preferable distortion characteristics even at the low supply voltage. It includes an attenuator configured to attenuate an input signal with a variable attenuation, a source follower configured to receive an output of the attenuator, and an amplifying unit configured to perform a filtering process on an output of the source follower, and then amplify the output of the source follower with a variable gain.
摘要翻译：处理RF信号的所呈现的半导体集成电路即使在低电源电压下也实现优选的失真特性。它包括被配置为衰减具有可变衰减的输入信号的衰减器，被配置为接收衰减器的输出的源极跟随器和被配置为对源极跟随器的输出执行滤波处理的放大单元，然后放大输出的源跟随器具有可变增益。

2. 发明授权

US07834704B2 Low-noise amplifier circuit and receiving system 有权
标题翻译：低噪声放大器电路和接收系统
公开(公告)号：US07834704B2
公开(公告)日：2010-11-16
申请号：US12065433
申请日：2006-08-22
申请人： Katsumasa Hijikata , Joji Hayashi
发明人： Katsumasa Hijikata , Joji Hayashi
IPC分类号： H03F3/04
CPC分类号： H03F1/0205 , H03F1/26 , H03F1/42 , H03F3/191 , H03F3/45183 , H03F2200/36 , H03F2200/372 , H03F2200/378 , H03F2200/391 , H03F2200/399 , H03F2203/45631 , H03F2203/45638
摘要： In a broadband low-noise amplifier circuit to be used in a multichannel reception system, a capacitance of a variable capacitor (9) is controlled by a resonance frequency control circuit (4) so that a resonance frequency of a load unit (2) comprising the variable capacitor (9) and an inductor (10) matches a desired RF signal frequency. Therefore, high gain and broadband can be realized at the same time without increasing power consumption, and consequently, a reception system having reduced power consumption and high sensitivity for all channels can be realized.
摘要翻译：在用于多通道接收系统的宽带低噪声放大器电路中，可变电容器（9）的电容由谐振频率控制电路（4）控制，使得负载单元（2）的谐振频率包括可变电容器（9）和电感器（10）匹配期望的RF信号频率。因此，可以在不增加功耗的情况下同时实现高增益和宽带，从而可以实现对所有信道具有降低的功耗和高灵敏度的接收系统。

3. 发明授权

US07587010B2 Complex filter circuit and receiver circuit 失效
标题翻译：复杂滤波电路和接收电路
公开(公告)号：US07587010B2
公开(公告)日：2009-09-08
申请号：US11247136
申请日：2005-10-12
申请人： Takashi Morie , Hiroya Ueno , Hirokuni Fujiyama , Joji Hayashi , Akinori Matsumoto , Katsumasa Hijikata
发明人： Takashi Morie , Hiroya Ueno , Hirokuni Fujiyama , Joji Hayashi , Akinori Matsumoto , Katsumasa Hijikata
IPC分类号： H04B1/10
CPC分类号： H04B1/123 , H04B1/30
摘要： A pseudo-image signal producing section produces a pseudo-image signal imitating an actual image signal. An amplitude detection section detects the amplitude of the pseudo-image signal having passed through a complex filter circuit. A filter control section controls an element value control section in the complex filter circuit so as to decrease the detected amplitude. The element value control section performs an element value adjustment so that absolute element values of a pair of elements corresponding to each other in two filter circuits in the complex filter circuit increase/decrease in opposite directions.
摘要翻译：伪图像信号产生部分产生模拟实际图像信号的伪图像信号。振幅检测部分检测已经通过复数滤波器电路的伪图像信号的幅度。滤波器控制部分控制复数滤波器电路中的元件值控制部分，以便减小检测到的幅度。元件值控制部分执行元件值调整，使得复数滤波器电路中的两个滤波器电路中彼此对应的一对元件的绝对元素值在相反方向上增加/减少。

4. 发明申请

US20090039964A1 LOW-NOISE AMPLIFIER CIRCUIT AND RECEIVING SYSTEM 有权
标题翻译：低噪声放大器电路和接收系统
公开(公告)号：US20090039964A1
公开(公告)日：2009-02-12
申请号：US12065433
申请日：2006-08-22
申请人： Katsumasa Hijikata , Joji Hayashi
发明人： Katsumasa Hijikata , Joji Hayashi
IPC分类号： H03F1/44
CPC分类号： H03F1/0205 , H03F1/26 , H03F1/42 , H03F3/191 , H03F3/45183 , H03F2200/36 , H03F2200/372 , H03F2200/378 , H03F2200/391 , H03F2200/399 , H03F2203/45631 , H03F2203/45638
摘要： In a broadband low-noise amplifier circuit to be used in a multichannel reception system, a capacitance of a variable capacitor (9) is controlled by a resonance frequency control circuit (4) so that a resonance frequency of a load unit (2) comprising the variable capacitor (9) and an inductor (10) matches a desired RF signal frequency. Therefore, high gain and broadband can be realized at the same time without increasing power consumption, and consequently, a reception system having reduced power consumption and high sensitivity for all channels can be realized.
摘要翻译：在用于多通道接收系统的宽带低噪声放大器电路中，可变电容器（9）的电容由谐振频率控制电路（4）控制，使得负载单元（2）的谐振频率包括可变电容器（9）和电感器（10）匹配期望的RF信号频率。因此，可以在不增加功耗的情况下同时实现高增益和宽带，从而可以实现对所有信道具有降低的功耗和高灵敏度的接收系统。

5. 发明申请

US20090154615A1 INTEGRATED CIRCUIT FOR PROCESSING MULTI-CHANNEL RADIO SIGNAL 审中-公开
标题翻译：用于处理多通道无线电信号的集成电路
公开(公告)号：US20090154615A1
公开(公告)日：2009-06-18
申请号：US12299846
申请日：2007-11-20
申请人： Katsumasa Hijikata , Joji Hayashi
发明人： Katsumasa Hijikata , Joji Hayashi
IPC分类号： H04L27/06
CPC分类号： H04B15/02 , H04B1/28 , H04B2215/064 , H04B2215/065 , H04N5/4401 , H04N21/42638 , H04N21/4382
摘要： A multi-channel radio signal processing integrated circuit (10A) includes: an analog signal processing unit (101) for generating a local signal based on an externally supplied reference clock signal and selecting a desired channel from the multi-channel radio signal using the local signal; a digital signal processing unit (102) for performing digital demodulation of a signal of the channel selected by the analog signal processing unit (101); an operation clock generating unit (103) for generating an operation clock signal for the digital signal processing unit (102); and a control unit (104) for designating a frequency of the operation clock signal to be generated by the operation clock generating unit (103) in response the channel selected by the analog signal processing unit (101).
摘要翻译：多通道无线电信号处理集成电路（10A）包括：模拟信号处理单元（101），用于基于外部提供的参考时钟信号产生本地信号，并且使用本地的多频道无线电信号从多频道无线电信号中选择期望的频道信号; 数字信号处理单元（102），用于对由模拟信号处理单元（101）选择的信道的信号执行数字解调; 操作时钟生成单元，用于产生用于数字信号处理单元（102）的操作时钟信号; 以及控制单元（104），用于响应由模拟信号处理单元（101）选择的频道来指定由操作时钟产生单元（103）产生的操作时钟信号的频率。

6. 发明申请

US20070111695A1 Mixer circuit 有权
标题翻译：搅拌机电路
公开(公告)号：US20070111695A1
公开(公告)日：2007-05-17
申请号：US10581038
申请日：2004-11-15
申请人： Katsumasa Hijikata , Joji Hayashi
发明人： Katsumasa Hijikata , Joji Hayashi
IPC分类号： H04B1/18 , H04B1/26
CPC分类号： H03D7/1441 , H03D7/1433 , H03D7/1458 , H03D2200/0043 , H03D2200/0084
摘要： A mixer circuit of a receiving system, requiring low noise characteristics at lower frequency, includes a bypass current source (41) which is connected in parallel with an LO transistor (21) between an IF output terminal (33) and a drain terminal of an RF transistor (11), and a bypass current source (42) which is connected in parallel with an LO transistor (22) between an IF output terminal (34) and the drain terminal of the RF transistor (11), thereby decreasing a current flowing through the LO transistors (21, 22) without decreasing a bias current flowing through the RF transistor (11). Accordingly, it is possible to suppress flicker noises occurring from the LO transistors (21, 22) without lowering the gain of the mixer, thereby realizing a mixer circuit with excellent low frequency noise characteristics, which can improve the NF characteristics at lower frequency.
摘要翻译：在较低频率下要求低噪声特性的接收系统的混频器电路包括旁路电流源（41），其与IF晶体管（21）并联连接在IF输出端子（33）和漏极端子射频晶体管（11）和旁路电流源（42），其与IF晶体管（22）并联连接在IF输出端子（34）和RF晶体管（11）的漏极端子之间，从而减小电流流过所述LO晶体管（21,22）而不减少流过所述RF晶体管（11）的偏置电流。因此，可以在不降低混频器的增益的情况下抑制从LO晶体管（21,22）发生的闪烁噪声，从而实现具有优异的低频噪声特性的混频器电路，这可以提高低频下的NF特性。

7. 发明授权

US6144217A Low switching noise logic circuit 失效
标题翻译：低开关噪声逻辑电路
公开(公告)号：US6144217A
公开(公告)日：2000-11-07
申请号：US348584
申请日：1999-07-07
申请人： Atsushi Iwata , Makoto Nagata , Katsumasa Hijikata
发明人： Atsushi Iwata , Makoto Nagata , Katsumasa Hijikata
IPC分类号： H01L27/04 , H01L21/822 , H03K19/003 , H03K19/0948 , H03K17/16
CPC分类号： H03K19/00361
摘要： An analog-digital hybrid IC device for reducing cross-talk adds an electrostatic capacitance element to the power supply side and/or the ground side of a CMOS logic circuit forming the digital circuit part, connects a resistance between the electrostatic capacitance element and the terminal to which the electrostatic capacitance element was added, and buffers charging and discharging when the logic elements switch on and off to reduce noise produced by current peaks.
摘要翻译：用于减少串扰的模拟数字混合IC装置在形成数字电路部分的CMOS逻辑电路的电源侧和/或接地侧增加静电电容元件，连接静电电容元件与端子之间的电阻添加静电电容元件，并且当逻辑元件接通和断开时缓冲器充电和放电，以减少由电流峰值产生的噪声。

8. 发明授权

US08253492B2 Variable gain amplifier 失效
标题翻译：可变增益放大器
公开(公告)号：US08253492B2
公开(公告)日：2012-08-28
申请号：US13240656
申请日：2011-09-22
申请人： Katsumasa Hijikata , Mineyuki Iwaida
发明人： Katsumasa Hijikata , Mineyuki Iwaida
IPC分类号： H03G3/10
CPC分类号： H03G1/0088 , H03F1/0261 , H03F1/0277 , H03F1/223 , H03F1/3205 , H03F3/211 , H03F2200/18 , H03F2200/27 , H03F2200/451 , H03F2200/555
摘要： A variable gain amplifier includes a direct current (DC) blocking capacitor which receives an input signal at a first terminal, a variable amplifier unit, having a variable transistor size, which amplifies an output of a second terminal of the DC blocking capacitor, a load impedance unit coupled to an output of the variable amplifier unit, a bias resistor having a first terminal coupled to the second terminal of the DC blocking capacitor, a variable bias voltage generator which applies a variable bias voltage to a second terminal of the bias resistor, and a gain controller which provides control to decrease the variable bias voltage when an effective transistor size of the variable amplifier unit is controlled so as to increase, and provides control to increase the variable bias voltage when the effective transistor size of the variable amplifier unit control is controlled so as to decrease.
摘要翻译：可变增益放大器包括：接收第一端子处的输入信号的直流（DC）阻塞电容器，具有可变晶体管尺寸的可变放大器单元，其放大隔直流电容器的第二端子的输出;负载耦合到可变放大器单元的输出的阻抗单元，具有耦合到隔直流电容器的第二端子的第一端子的偏置电阻器，向偏置电阻器的第二端子施加可变偏置电压的可变偏置电压发生器，以及增益控制器，当控制可变放大器单元的有效晶体管尺寸以增加时，提供控制以减小可变偏置电压，并且当可变放大器单元的有效晶体管尺寸控制时提供控制以增加可变偏置电压被控制以减少。

9. 发明授权

US07816990B2 Variable gain amplification circuit 有权
标题翻译：可变增益放大电路
公开(公告)号：US07816990B2
公开(公告)日：2010-10-19
申请号：US10800716
申请日：2004-03-16
申请人： Katsumasa Hijikata , Joji Hayashi
发明人： Katsumasa Hijikata , Joji Hayashi
IPC分类号： H03G3/10
CPC分类号： H03G3/3036 , H03G3/001 , H03H11/1213 , H04N5/4401 , H04N5/52
摘要： A variable gain amplification circuit comprises a signal generator that has an output terminal and is able to vary an output amplitude; a variable capacitor connected between the output terminal and an AC grounded terminal; and a control circuit for controlling the output amplitude of the signal generator, and a capacitance of the variable capacitor. Therefore, unnecessary signals can be attenuated even when the gain is low, and degradation in distortion characteristics in the latter block can be suppressed.
摘要翻译：可变增益放大电路包括具有输出端并能够改变输出幅度的信号发生器; 连接在输出端子和交流接地端子之间的可变电容器; 以及用于控制信号发生器的输出振幅的控制电路和可变电容器的电容。因此，即使增益较低，不必要的信号也可以被衰减，并且可以抑制后一块中的失真特性的劣化。

10. 发明授权

US07613440B2 Mixer circuit 有权
标题翻译：搅拌机电路
公开(公告)号：US07613440B2
公开(公告)日：2009-11-03
申请号：US10581038
申请日：2004-11-15
申请人： Katsumasa Hijikata , Joji Hayashi
发明人： Katsumasa Hijikata , Joji Hayashi
IPC分类号： H04B1/18 , H04B1/26
CPC分类号： H03D7/1441 , H03D7/1433 , H03D7/1458 , H03D2200/0043 , H03D2200/0084
摘要： A mixer circuit of a receiving system, requiring low noise characteristics at lower frequency, includes a bypass current source (41) which is connected in parallel with an LO transistor (21) between an IF output terminal (33) and a drain terminal of an RF transistor (11), and a bypass current source (42) which is connected in parallel with an LO transistor (22) between an IF output terminal (34) and the drain terminal of the RF transistor (11), thereby decreasing a current flowing through the LO transistors (21, 22) without decreasing a bias current flowing through the RF transistor (11). Accordingly, it is possible to suppress flicker noises occurring from the LO transistors (21, 22) without lowering the gain of the mixer, thereby realizing a mixer circuit with excellent low frequency noise characteristics, which can improve the NF characteristics at lower frequency.
摘要翻译：在较低频率下要求低噪声特性的接收系统的混频器电路包括旁路电流源（41），其与IF晶体管（21）并联连接在IF输出端子（33）和漏极端子射频晶体管（11）和旁路电流源（42），其与IF晶体管（22）并联连接在IF输出端子（34）和RF晶体管（11）的漏极端子之间，从而减小电流流过所述LO晶体管（21,22）而不减少流过所述RF晶体管（11）的偏置电流。因此，可以在不降低混频器的增益的情况下抑制从LO晶体管（21,22）发生的闪烁噪声，从而实现具有优异的低频噪声特性的混频器电路，这可以提高低频下的NF特性。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式