专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10033342B2 Nonlinear class AB input stage 有权
公开(公告)号：US10033342B2
公开(公告)日：2018-07-24
申请号：US15437258
申请日：2017-02-20
申请人： Texas Instruments Incorporated
发明人： Vadim V. Ivanov , Ravinthiran Balasingam
IPC分类号： H03F3/45 , H03G3/30 , H03F1/34 , H03F3/21
摘要： A circuit includes a differential input stage amplifier that receives a differential input voltage and generates an output voltage based on a difference in the differential input voltage. A feedback loop provides feedback from an output of the differential input stage amplifier to input tail current of the differential input stage amplifier. The feedback loop enables class AB operation of the differential input stage amplifier. At least one gain reducer is operatively coupled to the feedback loop to reduce the gain of the feedback loop. The gain reducer has a resistance value that varies inversely proportional to loop current in the feedback loop to reduce the gain of the feedback loop as loop current increases.

2. 发明申请

US20170163230A1 NONLINEAR CLASS AB INPUT STAGE 审中-公开
公开(公告)号：US20170163230A1
公开(公告)日：2017-06-08
申请号：US15437258
申请日：2017-02-20
申请人： Texas Instruments Incorporated
发明人： Vadim V. Ivanov , Ravinthiran Balasingam
IPC分类号： H03G3/30 , H03F3/45 , H03F3/21 , H03F1/34
CPC分类号： H03G3/30 , H03F1/086 , H03F1/34 , H03F3/21 , H03F3/45183 , H03F3/45273 , H03F3/45475 , H03F2200/123 , H03F2200/129 , H03F2200/153 , H03F2203/45116 , H03F2203/45264 , H03G1/0035
摘要： A circuit includes a differential input stage amplifier that receives a differential input voltage and generates an output voltage based on a difference in the differential input voltage. A feedback loop provides feedback from an output of the differential input stage amplifier to input tail current of the differential input stage amplifier. The feedback loop enables class AB operation of the differential input stage amplifier. At least one gain reducer is operatively coupled to the feedback loop to reduce the gain of the feedback loop. The gain reducer has a resistance value that varies inversely proportional to loop current in the feedback loop to reduce the gain of the feedback loop as loop current increases.

3. 发明授权

US10587267B2 Level shifter circuit generating bipolar clock signals 有权
公开(公告)号：US10587267B2
公开(公告)日：2020-03-10
申请号：US16402262
申请日：2019-05-03
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Biraja Prasad Dash , Ravinthiran Balasingam , Dimitar Trifonov
IPC分类号： H03L5/00 , H03K3/356 , H03K19/0185
摘要： In some examples, a level shifter circuit comprises: a first transistor pair cascoded at a first input node; a second transistor pair cascoded at a second input node, wherein the first and transistor pairs couple at a first node, a second node, a third node, and a fourth node; a third transistor pair coupled to the first transistor pair at the first and the third nodes, wherein the third transistor pair is configured to generate a first bipolar clock signal; a fourth transistor pair coupled to the second transistor pair at the second and the fourth nodes, wherein the fourth transistor pair is configured to generate a second bipolar clock signal; and a clock generation circuit coupled to the first node, the second node, the third node, and the fourth node.

4. 发明授权

US10530302B2 Current mode chopper amplifier 有权
公开(公告)号：US10530302B2
公开(公告)日：2020-01-07
申请号：US16042436
申请日：2018-07-23
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Ravinthiran Balasingam , Dimitar Trifonov , Biraja Prasad Dash
IPC分类号： H03F3/45 , H03F1/02
摘要： A circuit, comprising an input chopper configured to receive an input signal, a differential amplifier having an input coupled to an output of the input chopper, a current mode chopping circuit coupled to an output of the differential amplifier, and a first current mirror bias transistor pair coupled between a voltage supply and the current mode chopping circuit.

5. 发明授权

US09577589B2 Nonlinear class AB input stage 有权
标题翻译：非线性AB类输入级
公开(公告)号：US09577589B2
公开(公告)日：2017-02-21
申请号：US14619860
申请日：2015-02-11
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Vadim V. Ivanov , Ravinthiran Balasingam
IPC分类号： H03F3/45 , H03F1/34 , H03F3/21 , H03F1/08 , H03G1/00
CPC分类号： H03G3/30 , H03F1/086 , H03F1/34 , H03F3/21 , H03F3/45183 , H03F3/45273 , H03F3/45475 , H03F2200/123 , H03F2200/129 , H03F2200/153 , H03F2203/45116 , H03F2203/45264 , H03G1/0035
摘要： A circuit includes a differential input stage amplifier that receives a differential input voltage and generates an output voltage based on a difference in the differential input voltage. A feedback loop provides feedback from an output of the differential input stage amplifier to input tail current of the differential input stage amplifier. The feedback loop enables class AB operation of the differential input stage amplifier. At least one gain reducer is operatively coupled to the feedback loop to reduce the gain of the feedback loop. The gain reducer has a resistance value that varies inversely proportional to loop current in the feedback loop to reduce the gain of the feedback loop as loop current increases.
摘要翻译：电路包括差分输入级放大器，其接收差分输入电压并且基于差分输入电压的差产生输出电压。反馈环路提供来自差分输入级放大器的输出的反馈以输入差分输入级放大器的尾部电流。反馈环路使得差分输入级放大器的AB类工作成为可能。至少一个增益减小器可操作地耦合到反馈回路以减小反馈回路的增益。增益减小器具有与反馈环路中的回路电流成反比的电阻值，以在环路电流增加时降低反馈回路的增益。

6. 发明授权

US10979052B2 Level shifter circuit generating bipolar clock signals 有权
公开(公告)号：US10979052B2
公开(公告)日：2021-04-13
申请号：US16774018
申请日：2020-01-28
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Biraja Prasad Dash , Ravinthiran Balasingam , Dimitar Trifonov
IPC分类号： H03K19/0175 , H03K19/0185 , H03K3/356
摘要： In some examples, a level shifter circuit comprises: a first transistor pair cascoded at a first input node; a second transistor pair cascoded at a second input node, wherein the first and transistor pairs couple at a first node, a second node, a third node, and a fourth node; a third transistor pair coupled to the first transistor pair at the first and the third nodes, wherein the third transistor pair is configured to generate a first bipolar clock signal; a fourth transistor pair coupled to the second transistor pair at the second and the fourth nodes, wherein the fourth transistor pair is configured to generate a second bipolar clock signal; and a clock generation circuit coupled to the first node, the second node, the third node, and the fourth node.

7. 发明授权

US10630245B2 Capacitively coupled chopper amplifier 有权
公开(公告)号：US10630245B2
公开(公告)日：2020-04-21
申请号：US16126281
申请日：2018-09-10
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Dimitar Trifonov , Biraja Prasad Dash , Ravinthiran Balasingam
IPC分类号： H03F1/02 , H03F1/26 , H03F3/45 , H03F3/387
CPC分类号： H03F1/26 , H03F3/387 , H03F3/45071 , H03F3/45475 , H03F2200/129 , H03F2200/156 , H03F2200/231 , H03F2200/252 , H03F2200/267 , H03F2200/271 , H03F2200/414 , H03F2200/421 , H03F2200/459 , H03F2203/45116 , H03F2203/45151 , H03F2203/45512 , H03F2203/45536
摘要： A six phase capacitively coupled chopper amplifier. Two phases provide a zeroing phase to zero the feedback capacitors and set the input common mode value. Two phases provide a passive transfer of an input charge from the input capacitors to the zeroed feedback capacitors. The final two phases are chopping and amplification phases. The zeroing phases address the input common mode without the need for biasing resistors. The passive transfer phases resolve the glitching that occurs if the feedback capacitors have to be recharged on each cycle of the chopping clock. Resolving the glitching and the charge time allows the frequency of the amplifier to increase.

8. 发明授权

US10326451B2 Level shifter circuit generating bipolar clock signals 有权
公开(公告)号：US10326451B2
公开(公告)日：2019-06-18
申请号：US16101699
申请日：2018-08-13
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Biraja Prasad Dash , Ravinthiran Balasingam , Dimitar Trifonov
IPC分类号： H03L5/00 , H03K19/0185 , H03K3/356
摘要： In some examples, a level shifter circuit comprises: a first transistor pair cascoded at a first input node; a second transistor pair cascoded at a second input node, wherein the first and transistor pairs couple at a first node, a second node, a third node, and a fourth node; a third transistor pair coupled to the first transistor pair at the first and the third nodes, wherein the third transistor pair is configured to generate a first bipolar clock signal; a fourth transistor pair coupled to the second transistor pair at the second and the fourth nodes, wherein the fourth transistor pair is configured to generate a second bipolar clock signal; and a clock generation circuit coupled to the first node, the second node, the third node, and the fourth node.

9. 发明申请

US20150227147A1 LOAD DEPENDENT BIASING CELL FOR LOW DROPOUT REGULATOR 审中-公开
标题翻译：用于低压差稳压器的负载相关偏置单元
公开(公告)号：US20150227147A1
公开(公告)日：2015-08-13
申请号：US14619900
申请日：2015-02-11
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： VADIM V. IVANOV , Ravinthiran Balasingam
IPC分类号： G05F1/575
CPC分类号： G05F1/575
摘要： A circuit includes an error amplifier having a reference input that receives a reference voltage, a load feedback input that receives feedback from an output voltage, and a bias feedback input that receives a current to set a transconductance for the error amplifier. The error amplifier generates an error output signal to control an output voltage and load current of a low dropout (LDO) linear regulator based on a voltage difference between the load feedback input and the reference input. A bias adjuster monitors a load current generated by the LDO linear regulator and controls a bias current supplied to the bias feedback input of the error amplifier to control the transconductance of the error amplifier such that the transconductance of the error amplifier substantially tracks a transconductance of an output pass device supplying the output voltage and load current generated by the LDO linear regulator.
摘要翻译：电路包括具有接收参考电压的参考输入的误差放大器，从输出电压接收反馈的负载反馈输入和接收电流以设置误差放大器的跨导的偏置反馈输入。误差放大器基于负载反馈输入和参考输入之间的电压差产生误差输出信号，以控制低压差（LDO）线性稳压器的输出电压和负载电流。偏置调节器监视由LDO线性稳压器产生的负载电流，并控制提供给误差放大器的偏置反馈输入的偏置电流，以控制误差放大器的跨导，使得误差放大器的跨导基本上跟踪输出通过器件提供由LDO线性稳压器产生的输出电压和负载电流。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式