专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10050617B2 On chip redundant system reset for out of context functional safety SoC 有权
公开(公告)号：US10050617B2
公开(公告)日：2018-08-14
申请号：US15387683
申请日：2016-12-22
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Venkateswar Reddy Kowkutla , Erkan Bilhan , Sumant Dinkar Kale , Chunhua Hu
IPC分类号： H03K17/22 , H03B5/32
CPC分类号： H03K17/22 , H03B5/32
摘要： A functional safety Power on Reset system requires implementing voltage detectors and supervisory functions in a complex SOC. These features are implemented within the SOC without external components. A plurality of voltage monitoring stages is implemented to ensure redundancy.

2. 发明授权

US11132659B2 Tamper detection 有权
公开(公告)号：US11132659B2
公开(公告)日：2021-09-28
申请号：US14799341
申请日：2015-07-14
申请人： Texas Instruments Incorporated
发明人： Erkan Bilhan , Rajitha Padakanti , Amritpal Singh Mundra
IPC分类号： G06F12/14 , G06F21/86 , G06F7/58 , G06F3/02 , G06Q20/20 , G07F19/00
摘要： A financial transaction system includes sensors, a tamper detection module, and circuitry configurable to control which sensors are used, and the circuitry is configurable after the tamper detection module has been manufactured.

3. 发明申请

US20200209931A1 ON CHIP POWER ON RESET WITH INTEGRATED SUPERVISORY FUNCTIONS FOR A FUNCTIONAL SAFETY SYSTEM 审中-公开
公开(公告)号：US20200209931A1
公开(公告)日：2020-07-02
申请号：US16814625
申请日：2020-03-10
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Venkateswar Reddy Kowkutla , Chunhua Hu , Erkan Bilhan , Sumant Dinkar Kale
IPC分类号： G06F1/24 , G06F1/28
摘要： A functional safety POR system requires implementing voltage detectors and supervisory functions in a complex SOC. These features are implemented within the SOC without external components. Three stages of voltage monitoring are implemented to ensure redundancy.

4. 发明授权

US11269389B2 On chip power on reset with integrated supervisory functions for a functional safety system 有权
公开(公告)号：US11269389B2
公开(公告)日：2022-03-08
申请号：US16814625
申请日：2020-03-10
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Venkateswar Reddy Kowkutla , Chunhua Hu , Erkan Bilhan , Sumant Dinkar Kale
IPC分类号： G06F1/24 , G06F1/28
摘要： A functional safety POR system requires implementing voltage detectors and supervisory functions in a complex SOC. These features are implemented within the SOC without external components. Three stages of voltage monitoring are implemented to ensure redundancy.

5. 发明授权

US10574235B2 Dual function analog or digital input/output buffer 有权
公开(公告)号：US10574235B2
公开(公告)日：2020-02-25
申请号：US16284212
申请日：2019-02-25
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Venkateswar Reddy Kowkutla , Erkan Bilhan , Venkateswara Reddy Pothireddy
IPC分类号： H03K19/0175 , H03K3/037
摘要： A method and circuitry that enables an input/output pin (I/O) on a System on a Chip to function either as an analog or as a digital input/output without compromising the overall performance of the system, thus giving the automated test equipment full flexibility to maximize parallel testing for both analog and digital modules.

6. 发明授权

US09231409B2 Sourcing and securing dual supply rails of tamper protected battery backed domain 有权
标题翻译：采购和保护篡改电池支持域的双电源轨
公开(公告)号：US09231409B2
公开(公告)日：2016-01-05
申请号：US13744664
申请日：2013-01-18
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Erkan Bilhan
IPC分类号： H02J4/00 , G06F1/26 , G06F21/86
CPC分类号： H02J4/00 , G06F1/26 , G06F21/86 , Y10T307/383
摘要： This invention is a System On a Chip (SOC) requiring two tamper resistant externally generated power supplies. A first, higher power supply powers I/O and analog circuits. A second, lower power supply powers digital circuits and memory. A first voltage monitor circuit powered by said first power supply generates a first output signal when the first power supply is below an operational limit high level. A second voltage monitor circuit powered by said first power supply indicates when the second power supply is above an operational high limit level. A power switch is controlled by the first voltage monitor circuit. This power switch connects the second power supply and second load when closed and isolates them when open. Thus the memory cannot be accessed when the I/O and analog power supply is out of specification.
摘要翻译：本发明是一种片上系统（SOC），需要两个防篡改外部产生的电源。第一个更高的电源为I / O和模拟电路供电。第二个较低的电源为数字电路和存储器供电。当第一电源低于操作极限高电平时，由所述第一电源供电的第一电压监视器电路产生第一输出信号。由所述第一电源供电的第二电压监视器电路指示第二电源何时高于操作上限电平。电源开关由第一电压监视电路控制。此电源开关在关闭时连接第二个电源和第二个负载，并在打开时将其隔离。因此，当I / O和模拟电源超出规格时，无法访问存储器。

7. 发明申请

US20190190521A1 DUAL FUNCTION ANALOG OR DIGITAL INPUT/OUTPUT BUFFER 审中-公开
公开(公告)号：US20190190521A1
公开(公告)日：2019-06-20
申请号：US16284212
申请日：2019-02-25
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Venkateswar Reddy Kowkutla , Erkan Bilhan , Venkateswara Reddy Pothireddy
IPC分类号： H03K19/0175
CPC分类号： H03K19/017509 , H03K3/037
摘要： A method and circuitry that enables an input/output pin (I/O) on a System on a Chip to function either as an analog or as a digital input/output without compromising the overall performance of the system, thus giving the automated test equipment full flexibility to maximize parallel testing for both analog and digital modules.

8. 发明授权

US10256821B2 Dual function analog or digital input/output buffer 有权
公开(公告)号：US10256821B2
公开(公告)日：2019-04-09
申请号：US15437593
申请日：2017-02-21
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Venkateswar Reddy Kowkutla , Erkan Bilhan , Venkateswara Reddy Pothireddy
IPC分类号： H03K19/017 , H03K19/0175 , H03K3/037
摘要： A method and circuitry that enables an input/output pin (I/O) on a System on a Chip to function either as an analog or as a digital input/output without compromising the overall performance of the system, thus giving the automated test equipment full flexibility to maximize parallel testing for both analog and digital modules.

9. 发明申请

US20180183434A1 ON CHIP REDUNDANT SYSTEM RESET FOR OUT OF CONTEXT FUNCTIONAL SAFETY SoC 审中-公开
公开(公告)号：US20180183434A1
公开(公告)日：2018-06-28
申请号：US15387683
申请日：2016-12-22
申请人： TEXAS INSTRUMENTS INCORPORATED
发明人： Venkateswar Reddy Kowkutla , Erkan Bilhan , Sumant Dinkar Kale , Chunhua Hu
IPC分类号： H03K17/22 , H03B5/32
CPC分类号： H03K17/22 , G06F11/1441 , H03B5/32
摘要： A functional safety Power on Reset system requires implementing voltage detectors and supervisory functions in a complex SOC. These features are implemented within the SOC without external components. A plurality of voltage monitoring stages is implemented to ensure redundancy.

10. 发明申请

US20170017943A1 TAMPER DETECTION 审中-公开
标题翻译：夯锤检测
公开(公告)号：US20170017943A1
公开(公告)日：2017-01-19
申请号：US14799341
申请日：2015-07-14
申请人： Texas Instruments Incorporated
发明人： Erkan Bilhan , Rajitha Padakanti , Amritpal Singh Mundra
IPC分类号： G06Q20/20 , G08B13/06
CPC分类号： G06Q20/206 , G07F19/2055
摘要： A financial transaction system includes sensors, a tamper detection module, and circuitry configurable to control which sensors are used, and the circuitry is configurable after the tamper detection module has been manufactured.
摘要翻译：金融交易系统包括传感器，篡改检测模块和可配置为控制使用哪些传感器的电路，并且在制造篡改检测模块之后可配置电路。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式