专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07142477B1 Memory interface system and method for reducing cycle time of sequential read and write accesses using separate address and data buses 有权
标题翻译：存储器接口系统和方法，用于使用单独的地址和数据总线减少连续读和写访问的周期时间
公开(公告)号：US07142477B1
公开(公告)日：2006-11-28
申请号：US10871825
申请日：2004-06-18
申请人： Thinh Tran , Joseph Tzou , Suresh Parameswaran
发明人： Thinh Tran , Joseph Tzou , Suresh Parameswaran
IPC分类号： G11C8/00
CPC分类号： G11C11/417 , G11C7/1066 , G11C8/18
摘要： A memory interface system and method are provided for transferring data between a memory controller and an array of storage elements. The storage elements are preferably SRAM elements, and the memory interface is preferably one having separate address bus paths and separate data bus paths. One address bus path is reserved for receiving read addresses and the other address bus path is reserved for receiving write addresses. One of the data bus paths is reserved for receiving read data from the array, and the other data bus path is reserved for receiving data written to the array. While bifurcating the address and data bus paths within the interface is transparent to the memory controller, the separate paths afford addressing phases of a read and write address operation to be partially overlapped, as well as the data transfer phases. This will essentially reduce the cycle time between a read and write memory access, and proves useful when maximizing the data throughput across the data bus when implementing double data rate (QDR) mechanisms.
摘要翻译：提供了一种用于在存储器控制器和存储元件阵列之间传送数据的存储器接口系统和方法。存储元件优选地是SRAM元件，并且存储器接口优选地具有分离的地址总线路径和单独的数据总线路径。保留一个地址总线路径用于接收读取地址，另一个地址总线路径被保留用于接收写入地址。数据总线路径之一被保留用于从阵列接收读取数据，另一条数据总线路径被保留用于接收写入阵列的数据。虽然分区接口内的地址和数据总线路径对于存储器控制器是透明的，但是单独的路径提供读取和写入地址操作的寻址阶段以部分重叠，以及数据传输阶段。这将实质上减少读写存储器访问之间的周期时间，并且在实现双数据速率（QDR）机制时在数据总线上最大化数据吞吐量时被证明是有用的。

2. 发明授权

US07403446B1 Single late-write for standard synchronous SRAMs 有权
标题翻译：标准同步SRAM的单次后期写入
公开(公告)号：US07403446B1
公开(公告)日：2008-07-22
申请号：US11237378
申请日：2005-09-27
申请人： Suresh Parameswaran , Thinh Tran , Joseph Tzou
发明人： Suresh Parameswaran , Thinh Tran , Joseph Tzou
IPC分类号： G11C7/00 , G11C8/00
CPC分类号： G11C11/419 , G11C7/1072 , G11C7/1078 , G11C7/1087 , G11C7/1093 , G11C7/1096 , G11C7/22 , G11C8/18
摘要： Synchronous SRAM may conform to Std. Sync or early-write at an external interface whilst providing late-write internally.
摘要翻译：同步SRAM可以符合标准在外部接口同步或提前写入，同时在内部提供后期写入。

3. 发明授权

US08040164B2 Circuits and methods for programming integrated circuit input and output impedances 有权
标题翻译：用于编程集成电路输入和输出阻抗的电路和方法
公开(公告)号：US08040164B2
公开(公告)日：2011-10-18
申请号：US12286321
申请日：2008-09-29
申请人： Suresh Parameswaran , Joseph Tzou , Morgan Whately , Thinh Tran
发明人： Suresh Parameswaran , Joseph Tzou , Morgan Whately , Thinh Tran
IPC分类号： H03B1/00 , H03K3/00
CPC分类号： H03K19/0005 , H04L25/0278
摘要： An integrated circuit may include at least a first replica driver stage coupled between a reference impedance input and a first power supply node and having a first programmable driver impedance set by a first driver configuration value in the same manner as a first output driver section of the integrated circuit. At least a first replica input termination stage may be coupled between the reference impedance input and the first power supply node and having a first programmable termination impedance set by a first termination configuration value in the same manner as a first input termination section of the integrated circuit. An impedance programming circuit may generate at least the first driver configuration value and the first termination configuration value in response to a potential at the reference node.
摘要翻译：集成电路可以包括至少第一复制驱动器级，其耦合在参考阻抗输入和第一电源节点之间，并且具有与第一驱动器配置值设置的第一可编程驱动器阻抗以与第一驱动器配置值的第一输出驱动器部分相同的方式集成电路。至少第一复制输入终端级可以耦合在参考阻抗输入和第一电源节点之间，并且具有与集成电路的第一输入终端部分相同的方式由第一终端配置值设置的第一可编程终止阻抗。响应于参考节点处的电位，阻抗编程电路可产生至少第一驱动器配置值和第一终端配置值。

4. 发明授权

US07719908B1 Memory having read disturb test mode 有权
标题翻译：存储器具有读取干扰测试模式
公开(公告)号：US07719908B1
公开(公告)日：2010-05-18
申请号：US11963446
申请日：2007-12-21
申请人： Joseph Tzou , Suresh Parameswaran , Thinh Tran
发明人： Joseph Tzou , Suresh Parameswaran , Thinh Tran
IPC分类号： G11C29/00
CPC分类号： G11C29/08 , G11C11/41 , G11C29/12015 , G11C29/50 , G11C29/50012
摘要： Embodiments of the invention relate to the testing and reduction of read disturb failures in a memory, e.g., an array of SRAM cells. A read disturb test mode may be added during wafer sort to identify any marginal memory cells that may fail read disturb, thus minimizing yield loss. The read disturb test mode may include first writing data to the memory. After a predetermined time period, the read disturb test mode reads data from the same memory, and compares the read data with the data previously written to the memory. A repair signal may be generated, when the read data is different from the data previously written to the memory. Additionally, a system may be implemented to reduce read disturb failures in the memory. The system may include a match logic circuit and a data selecting circuit. When a match condition is satisfied, data is read from a register that stores the previous written data, instead of from the memory. The match logic circuit may be selectively enabled or disabled.
摘要翻译：本发明的实施例涉及测试和减少存储器（例如SRAM单元阵列）中的读取干扰故障。可以在晶片排序期间添加读取干扰测试模式以识别可能失败读取干扰的任何边缘存储器单元，从而使产量损失最小化。读取干扰测试模式可以包括首先将数据写入存储器。在预定时间段之后，读取干扰测试模式从相同存储器读取数据，并将读取的数据与先前写入存储器的数据进行比较。当读取的数据与先前写入存储器的数据不同时，可能会产生修复信号。此外，可以实现系统以减少存储器中的读取干扰故障。该系统可以包括匹配逻辑电路和数据选择电路。当满足匹配条件时，从存储先前写入数据的寄存器中读取数据，而不是从存储器读取数据。可以选择性地启用或禁用匹配逻辑电路。

5. 发明授权

US07535772B1 Configurable data path architecture and clocking scheme 有权
标题翻译：可配置数据路径架构和时钟方案
公开(公告)号：US07535772B1
公开(公告)日：2009-05-19
申请号：US10877932
申请日：2004-06-25
申请人： Suresh Parameswaran , Thinh Tran
发明人： Suresh Parameswaran , Thinh Tran
IPC分类号： G11C7/00
CPC分类号： G11C7/1078 , G11C7/1051 , G11C7/106 , G11C7/1066 , G11C7/1087 , G11C7/1093
摘要： Data paths (100 and 900) can be configured to accommodate two or four burst data sequences, with a data value being input/output each half clock cycle. A data sequence can be a fixed order or user-defined order depending upon a selected option. A data input path (100) can reduce power consumption with an enable signal (dinen) timed to activate after data input lines have settled values. A data output path (900) can access output data in a parallel fashion for subsequent output according to a burst sequence. Cycle latencies for such output data can include one clock cycle latency or one and a half-clock cycles. A data output path (900) can also accommodate various clocking modes, including: single clocking with a delay locked loop (DLL) type circuit enabled, single clocking with a delay locked loop (DLL) type circuit disabled, and double clocking, with a phase difference between an input clock and output clock of up to 180°.
摘要翻译：可以将数据路径（100和900）配置为容纳两个或四个突发数据序列，其中数据值每半个时钟周期被输入/输出。取决于所选择的选项，数据序列可以是固定顺序或用户定义的顺序。数据输入路径（100）可以通过在数据输入线具有稳定值之后定时激活的使能信号（dinen）来降低功耗。数据输出路径（900）可以并行地访问输出数据，以便根据突发序列进行后续输出。这种输出数据的周期延迟可以包括一个时钟周期延迟或一个半个时钟周期。数据输出路径（900）还可以适应各种时钟模式，包括：启用延迟锁定环路（DLL）类型电路的单一时钟，禁用延迟锁定环路（DLL）类型电路的单时钟，双时钟输入时钟和输出时钟之间的相位差可达180°。

6. 发明申请

US20090085614A1 Circuits and methods for programming integrated circuit input and output impedances 有权
标题翻译：用于编程集成电路输入和输出阻抗的电路和方法
公开(公告)号：US20090085614A1
公开(公告)日：2009-04-02
申请号：US12286321
申请日：2008-09-29
申请人： Suresh Parameswaran , Joseph Tzou , Morgan Whately , Thinh Tran
发明人： Suresh Parameswaran , Joseph Tzou , Morgan Whately , Thinh Tran
IPC分类号： H03B1/00
CPC分类号： H03K19/0005 , H04L25/0278
摘要： An integrated circuit may include at least a first replica driver stage coupled between a reference impedance input and a first power supply node and having a first programmable driver impedance set by a first driver configuration value in the same manner as a first output driver section of the integrated circuit. At least a first replica input termination stage may be coupled between the reference impedance input and the first power supply node and having a first programmable termination impedance set by a first termination configuration value in the same manner as a first input termination section of the integrated circuit. An impedance programming circuit may generate at least the first driver configuration value and the first termination configuration value in response to a potential at the reference node.
摘要翻译：集成电路可以包括至少第一复制驱动器级，其耦合在参考阻抗输入和第一电源节点之间，并且具有与第一驱动器配置值设置的第一可编程驱动器阻抗以与第一驱动器配置值的第一输出驱动器部分相同的方式集成电路。至少第一复制输入终止级可以耦合在参考阻抗输入和第一电源节点之间，并具有与集成电路的第一输入终端部分相同的方式由第一终端配置值设置的第一可编程终止阻抗。响应于参考节点处的电位，阻抗编程电路可产生至少第一驱动器配置值和第一终端配置值。

7. 发明申请

US20190147017A1 FLUID TIMELINE SOCIAL NETWORK 审中-公开
公开(公告)号：US20190147017A1
公开(公告)日：2019-05-16
申请号：US16300028
申请日：2017-05-10
申请人： Thinh Tran
发明人： Thinh Tran
IPC分类号： G06F17/21 , G06F16/9537 , G06Q10/10 , H04L29/08 , G06F3/0485
摘要： A fluid timeline social network is provided herein. The fluid timeline social network includes a story database, an image database and a fluid timeline social network application, hosted at least partially on a server computer including a processor and a computer-readable storage medium. The fluid timeline social network application is configured to receive from a user computer device a created story, the created story including at least one of textual information and image information; receive from the user computer device a user-specified date to be associated with the created story; associate the created story with the user-specified date; associate the created story with an actual time and date that the created story is received by the fluid timeline social network application; and provide the story to the story database for storage.

8. 发明授权

US08675434B1 High speed time interleaved sense amplifier circuits, methods and memory devices incorporating the same 有权
标题翻译：高速时间交错读出放大器电路，并入其中的方法和存储器件
公开(公告)号：US08675434B1
公开(公告)日：2014-03-18
申请号：US13459206
申请日：2012-04-29
申请人： Morgan Whately , Thinh Tran
发明人： Morgan Whately , Thinh Tran
IPC分类号： G11C7/00
CPC分类号： G11C11/419 , G11C7/1042 , G11C7/22
摘要： A memory device can include first sense amplifiers coupled to bit lines of a memory array in a first access period and de-coupled from the bit lines in a first sense period, the first sense amplifiers configured to amplify data signals from the memory array in the first sense period; and second sense amplifiers coupled to the bit lines in a second access period that follows the first access period and configured to amplify data signals from the memory cell array in a second sense period that overlaps the first sense period.
摘要翻译：存储器件可以包括在第一访问周期中耦合到存储器阵列的位线的第一读出放大器，并且在第一读出周期中从位线去耦合，第一读出放大器被配置为放大来自存储器阵列中的数据信号第一感觉期; 以及第二读出放大器，其在与所述第一访问周期之后的第二访问周期中耦合到所述位线，并且被配置为在与所述第一感测周期重叠的第二感测周期中放大来自所述存储单元阵列的数据信号。

9. 发明申请

US20090160475A1 Test pin reduction using package center ball grid array 审中-公开
标题翻译：使用封装中心球栅阵列测试引脚减少
公开(公告)号：US20090160475A1
公开(公告)日：2009-06-25
申请号：US12004131
申请日：2007-12-20
申请人： Anwar Ali , Thinh Tran , Wilson Choi
发明人： Anwar Ali , Thinh Tran , Wilson Choi
IPC分类号： G01R31/26 , G06F17/50
CPC分类号： G01R31/2884 , G06F2217/40 , H01L23/49816 , H01L23/49838 , H01L23/50 , H01L2224/16225
摘要： An apparatus and method for reducing the number of package pins in a chip package which must be budgeted for test purposes. In one embodiment, the invention achieves this by housing test balls in the depopulated center of a package ball array. The test balls are used to test a chip package prior to connection with a printed wiring board (PWB)/printed circuit board (PCB). After tests are completed, and when the chip package is connected to a PWB/PCB, the test balls may be left electrically isolated and unconnected. In another embodiment, the test balls are located in previously unused interstitial sites in a package ball array.
摘要翻译：一种用于减少芯片封装中的封装引脚数量的装置和方法，其必须用于测试目的。在一个实施例中，本发明通过将测试球容纳在包装球阵列的减排中心来实现。测试球用于在与印刷电路板（PWB）/印刷电路板（PCB）连接之前测试芯片封装。测试完成后，当芯片封装连接到PWB / PCB时，测试球可能会被电隔离和未连接。在另一个实施例中，测试球位于包装球阵列中的先前未使用的间隙位置。

10. 发明授权

US07196925B1 Memory array with current limiting device for preventing particle induced latch-up 有权
标题翻译：具有限流装置的存储器阵列，用于防止粒子诱发的闩锁
公开(公告)号：US07196925B1
公开(公告)日：2007-03-27
申请号：US10927583
申请日：2004-08-26
申请人： Joseph Tzou , Jithender Majjiga , Morgan Whately , Thinh Tran
发明人： Joseph Tzou , Jithender Majjiga , Morgan Whately , Thinh Tran
IPC分类号： G11C11/00
CPC分类号： G11C11/413
摘要： A memory device can include a group of memory cells, which can be arranged in a column (100) that receives power by way of a first cell supply nodes (106-0 to 106-m). A current limiter (110) can be situated between first cell supply nodes (106-0 to 106-m) and a power supply (VH), and limit a current (llimit) to less than a latch-up holding current (lhold_lu) for the group of memory cells (100). In a particle event, such as an α-particle strike, a current limiter (110) can prevent a latch-up holding current (lhold_lu) from developing, thus preventing latch-up from occurring. Current limiter (110) can include p-channel transistors and/or resistors, and thus consume a relatively small area of the memory device.
摘要翻译：存储器设备可以包括一组存储器单元，其可以被布置在通过第一单元电源节点（106-0至106-m）接收电力的列（100）中。电流限制器（110）可以位于第一单元电源节点（106-0至106-m）和电源（VH）之间，并将电流（限制）限制为小于闭锁保持电流（lhold_lu）用于存储单元组（100）。在诸如α粒子撞击的粒子事件中，限流器（110）可以防止闩锁保持电流（lhold_lu）发展，从而防止发生闩锁。限流器（110）可以包括p沟道晶体管和/或电阻器，因此消耗存储器件的相对小的面积。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式