专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08300744B2 Apparatus for rejecting image in receiver 失效
标题翻译：用于在接收机中拒绝图像的装置
公开(公告)号：US08300744B2
公开(公告)日：2012-10-30
申请号：US12695860
申请日：2010-01-28
申请人： Sun a Kim , Dae-Young Yoon , Sang-Gug Lee , Hyung-Chul Park , Jeong-seon Lee
发明人： Sun a Kim , Dae-Young Yoon , Sang-Gug Lee , Hyung-Chul Park , Jeong-seon Lee
IPC分类号： H03D1/04
CPC分类号： H04L27/3863 , H03D3/009 , H03D7/166 , H03D7/18 , H04B1/30
摘要： The present invention relates to an apparatus for rejecting images in a receiver.The apparatus of the present invention relates to an apparatus for rejecting image signals in a receiver of a direct conversion structure and comprises a signal mismatch compensation unit configured to detect gain error and phase error between an In-phase (I) signal and a Quadrature (Q) signal received through the receiver, to reject image signals existing in the I and Q signals, and to output a result. The signal mismatch compensation unit detects the gain error and the phase error using an adaptive step method of reducing the step size of the gain error and the phase error step by step whenever the gain error and the phase error are converged.According to the present invention, high image rejection ratio is achieved and the adaptation time taken to obtain a high image rejection ratio is reduced simultaneously. Further, a bad influence of the DC offset on the image rejection ratio can be prevented by removing DC offset signals in a digital structure, accordingly, error can be accurately estimated.
摘要翻译：本发明涉及一种用于拒绝接收机中的图像的装置。本发明的装置涉及一种用于拒绝直接转换结构的接收机中的图像信号的装置，并且包括：信号失配补偿单元，被配置为检测同相（I）信号和正交（I）信号之间的增益误差和相位误差， Q）信号，以消除存在于I和Q信号中的图像信号，并输出结果。信号失配补偿单元使用自适应步长法，在增益误差和相位误差收敛的情况下逐步减小增益误差的步长和相位误差来检测增益误差和相位误差。根据本发明，实现了高的图像抑制比，同时降低了获得高的图像抑制比所需的适应时间。此外，通过去除数字结构中的DC偏移信号，可以防止DC偏移对图像抑制比的不良影响，因此可以准确地估计误差。

2. 发明申请

US20110182388A1 APPARATUS FOR REJECTING IMAGE IN RECEIVER 失效
标题翻译：用于拒绝接收器中的图像的装置
公开(公告)号：US20110182388A1
公开(公告)日：2011-07-28
申请号：US12695860
申请日：2010-01-28
申请人： Sun a. Kim , Dae-Young Yoon , Sang-Gug Lee , Hyung-Chul Park , Jeongseon Lee
发明人： Sun a. Kim , Dae-Young Yoon , Sang-Gug Lee , Hyung-Chul Park , Jeongseon Lee
IPC分类号： H04L27/08
CPC分类号： H04L27/3863 , H03D3/009 , H03D7/166 , H03D7/18 , H04B1/30
摘要： The present invention relates to an apparatus for rejecting images in a receiver.The apparatus of the present invention relates to an apparatus for rejecting image signals in a receiver of a direct conversion structure and comprises a signal mismatch compensation unit configured to detect gain error and phase error between an In-phase (I) signal and a Quadrature (Q) signal received through the receiver, to reject image signals existing in the I and Q signals, and to output a result. The signal mismatch compensation unit detects the gain error and the phase error using an adaptive step method of reducing the step size of the gain error and the phase error step by step whenever the gain error and the phase error are converged.According to the present invention, high image rejection ratio is achieved and the adaptation time taken to obtain a high image rejection ratio is reduced simultaneously. Further, a bad influence of the DC offset on the image rejection ratio can be prevented by removing DC offset signals in a digital structure, accordingly, error can be accurately estimated.
摘要翻译：本发明涉及一种用于拒绝接收机中的图像的装置。本发明的装置涉及一种用于拒绝直接转换结构的接收机中的图像信号的装置，并且包括：信号失配补偿单元，被配置为检测同相（I）信号和正交（I）信号之间的增益误差和相位误差， Q）信号，以消除存在于I和Q信号中的图像信号，并输出结果。信号失配补偿单元使用自适应步长法，在增益误差和相位误差收敛的情况下逐步减小增益误差的步长和相位误差来检测增益误差和相位误差。根据本发明，实现了高的图像抑制比，同时降低了获得高的图像抑制比所需的适应时间。此外，通过去除数字结构中的DC偏移信号，可以防止DC偏移对图像抑制比的不良影响，因此可以准确地估计误差。

3. 发明授权

US08285243B2 Wake-up receiver and wake-up method using duty cycling and power off technique 有权
标题翻译：唤醒接收机和唤醒方式，使用负载循环和关机技术
公开(公告)号：US08285243B2
公开(公告)日：2012-10-09
申请号：US12808766
申请日：2008-12-03
申请人： Ho-Yong Kang , Dae-Young Yoon , Trung-Kien Nguyen , Ji-Eun Kim , Xiaohua Yu , Nae-Soo Kim , Cheol-Sig Pyo , Seok-Kyun Han , Sang-Gug Lee
发明人： Ho-Yong Kang , Dae-Young Yoon , Trung-Kien Nguyen , Ji-Eun Kim , Xiaohua Yu , Nae-Soo Kim , Cheol-Sig Pyo , Seok-Kyun Han , Sang-Gug Lee
IPC分类号： H04B1/16
CPC分类号： H04W52/0229 , Y02D70/122 , Y02D70/166
摘要： Provided is a low-power wake-up receiver that is sensitive to electric waves, by which power consumed by a radio frequency (RF) transceiver of a sensor node in a ubiquitous sensor network (USN) is minimized. A wake-up receiver waking up a main transceiver includes a duty cycle signal generation unit controlling a duty cycle of a duty cycle signal; a burst signal detection unit receiving an input signal including a burst signal and a data signal based on the duty cycle signal, amplifying the input signal, and, if the amplified input signal is the burst signal, outputting a control signal; and a data signal detection unit re-amplifying the amplified input signal based on the control signal, and, if the re-amplified input signal is the data signal, outputting a wake-up signal. Power supplied to the duty cycle signal generation unit is interrupted based on the control signal and power is re-supplied to the duty cycle signal generation unit based on the wake-up signal.
摘要翻译：提供了一种对电波敏感的低功率唤醒接收机，通过这种接收器可以最小化无处不在的传感器网络（USN）中的传感器节点的射频（RF）收发器所消耗的功率。唤醒主收发器的唤醒接收机包括：占空比信号发生单元，控制占空比信号的占空比; 突发信号检测单元，基于占空比信号接收包括脉冲串信号和数据信号的输入信号，放大输入信号，如果放大的输入信号是脉冲串信号，则输出控制信号; 并且数据信号检测单元基于控制信号对放大的输入信号进行再放大，并且如果再放大的输入信号是数据信号，则输出唤醒信号。基于该控制信号，中断向占空比信号生成部供给的电力，并根据该唤醒信号将功率重新提供给占空比信号生成部。

4. 发明申请

US20110006824A1 WAKE-UP RECEIVER AND WAKE-UP METHOD USING DUTY CYCLING AND POWER OFF TECHNIQUE 有权
标题翻译：唤醒接收器和唤醒方法使用占空比和关机技术
公开(公告)号：US20110006824A1
公开(公告)日：2011-01-13
申请号：US12808766
申请日：2008-12-03
申请人： Ho-Yong Kang , Dae-Young Yoon , Trung-kien Nguyen , Ji-Eun Kim , Xiaohua Yu , Nae-Soo Kim , Cheol-Sig Pyo , Seok-Kyun Han , Sang-Gug Lee
发明人： Ho-Yong Kang , Dae-Young Yoon , Trung-kien Nguyen , Ji-Eun Kim , Xiaohua Yu , Nae-Soo Kim , Cheol-Sig Pyo , Seok-Kyun Han , Sang-Gug Lee
IPC分类号： H03K3/017
CPC分类号： H04W52/0229 , Y02D70/122 , Y02D70/166
摘要： Provided is a low-power wake-up receiver that is sensitive to electric waves, by which power consumed by a radio frequency (RF) transceiver of a sensor node in a ubiquitous sensor network (USN) is minimized. A wake-up receiver waking up a main transceiver includes a duty cycle signal generation unit controlling a duty cycle of a duty cycle signal; a burst signal detection unit receiving an input signal including a burst signal and a data signal based on the duty cycle signal, amplifying the input signal, and, if the amplified input signal is the burst signal, outputting a control signal; and a data signal detection unit re-amplifying the amplified input signal based on the control signal, and, if the re-amplified input signal is the data signal, outputting a wake-up signal. Power supplied to the duty cycle signal generation unit is interrupted based on the control signal and power is re-supplied to the duty cycle signal generation unit based on the wake-up signal.
摘要翻译：提供了一种对电波敏感的低功率唤醒接收机，通过这种接收器可以最小化无处不在的传感器网络（USN）中的传感器节点的射频（RF）收发器所消耗的功率。唤醒主收发器的唤醒接收机包括：占空比信号发生单元，控制占空比信号的占空比; 突发信号检测单元，基于占空比信号接收包括脉冲串信号和数据信号的输入信号，放大输入信号，如果放大的输入信号是脉冲串信号，则输出控制信号; 并且数据信号检测单元基于控制信号对放大的输入信号进行再放大，并且如果再放大的输入信号是数据信号，则输出唤醒信号。基于该控制信号，中断向占空比信号生成部供给的电力，并根据该唤醒信号将功率重新提供给占空比信号生成部。

5. 发明授权

US08659323B2 Frequency synthesizer, method of generating output frequency thereof and method of correcting conversion gain thereof 失效
标题翻译：频率合成器，其输出频率的产生方法和校正其变换增益的方法
公开(公告)号：US08659323B2
公开(公告)日：2014-02-25
申请号：US13250037
申请日：2011-09-30
申请人： Sang-Gug Lee , Seungjin Kim
发明人： Sang-Gug Lee , Seungjin Kim
IPC分类号： H03B21/00
CPC分类号： H03L7/1976
摘要： A frequency synthesizer includes: a delta sigma modulator that outputs an input value to a sequentially changing digital value; an analog path unit that converts the digital value to an analog value according to a first conversion gain; an accumulator that accumulates a difference between the input and digital values; a digital to analog converter (DAC) that compensates an output value of the accumulator according to a second conversion gain; a correction loop that extracts analog tendency by adding an output of the analog path unit and an output of the DAC and that extracts digital tendency from an output of the accumulator and adjusts the second conversion gain by comparing the analog and digital tendency; and a voltage control oscillator that generates an output frequency by adding an output of the analog path unit and an output according to an adjusted second conversion gain of the DAC.
摘要翻译：频率合成器包括：ΔΣ调制器，其将输入值输出到顺序变化的数字值; 模拟路径单元，其根据第一转换增益将数字值转换为模拟值; 累加器，其累积输入和数字值之间的差; 数模转换器（DAC），其根据第二转换增益来补偿所述累加器的输出值; 校正循环，通过添加模拟路径单元的输出和DAC的输出来提取模拟趋势，并且从累加器的输出提取数字趋势，并通过比较模拟和数字趋势来调整第二转换增益; 以及电压控制振荡器，其通过将所述模拟路径单元的输出和根据所述DAC的经调整的第二转换增益的输出相加来产生输出频率。

6. 发明申请

US20070173218A1 Offset local oscillator without using frequency divider 有权
标题翻译：偏移本地振荡器而不使用分频器
公开(公告)号：US20070173218A1
公开(公告)日：2007-07-26
申请号：US11409886
申请日：2006-04-24
申请人： Nam-Jin Oh , Sang-Gug Lee
发明人： Nam-Jin Oh , Sang-Gug Lee
IPC分类号： H04B7/00
CPC分类号： H03B27/00 , H03B5/1215 , H03B5/1228 , H03B5/1243
摘要： A local oscillator without a frequency divider is provided. The local oscillator includes a quadrature voltage controlled oscillator generating I and Q signals having a frequency which is one-third of a local oscillation frequency, and a differential second-harmonic signal having a frequency which is two-thirds of the local oscillation frequency, a poly-phase filter converting the differential second-harmonic signal input from the quadrature voltage controlled oscillator into I and Q signals, and a single side band (SSB) mixer receiving the I and Q signals having the frequency which is one-third of the local oscillation frequency from the quadrature voltage controlled oscillator as an input and receiving the I and Q signals having the frequency which is two-thirds of the local oscillation frequency from the poly-phase filter as an input, and outputting the I and Q signals having the local oscillation frequency.
摘要翻译：提供了没有分频器的本地振荡器。本地振荡器包括正交压控振荡器，其生成具有本地振荡频率的三分之一的频率的I和Q信号，以及具有作为本地振荡频率的三分之二的频率的差分二次谐波信号，将从正交压控振荡器输入的差分二次谐波信号转换为I和Q信号的多相滤波器以及接收具有本地的三分之一频率的I和Q信号的单边带（SSB）混频器振荡频率作为输入，从作为输入的多相滤波器接收具有作为本地振荡频率的三分之二的频率的I和Q信号，并输出具有本地振荡频率。

7. 发明授权

US5686822A Method of making a reference current generator 失效
标题翻译：制作参考电流发生器的方法
公开(公告)号：US5686822A
公开(公告)日：1997-11-11
申请号：US640108
申请日：1996-04-30
申请人： Gregg Douglas Croft , Sang-Gug Lee , Steven Robert Jost
发明人： Gregg Douglas Croft , Sang-Gug Lee , Steven Robert Jost
IPC分类号： G05F3/26 , G05F1/10
CPC分类号： G05F3/265
摘要： A current generator and method of making a current generator in which two resistors are provided, each in series with one of two transistors in the generator, and in which one of the resistors is trimmed if the reference current is too large and the other is trimmed if the reference current is too small, thereby obviating the problems of the prior art in which one resistor must be trimmed by a potentially large and unacceptable amount. The two resistors are formed with a distribution of resistances which is centered on their corresponding target resistance values so that the number of resistors to be trimmed and the amount of trimming per resistor are reduced. The appropriate target resistances of the resistors can be determined if a maximum trim factor is set. The method is insensitive to variations in the process by which the resistances of the resistors are initially set and reduces the variability of the untrimmed reference current with respect to resistor critical dimensions.
摘要翻译：一种电流发生器和制造电流发生器的方法，其中设置有两个电阻器，每个电阻器与发生器中的两个晶体管中的一个串联，并且如果参考电流太大而另一个被修整，则电阻器中的一个被修整如果参考电流太小，从而避免了现有技术的问题，其中一个电阻器必须用可能大的和不可接受的量来修整。两个电阻器形成有以其对应的目标电阻值为中心的电阻分布，使得要修整的电阻器的数量和每个电阻器的修整量减少。如果设置了最大微调因子，则可以确定电阻器的适当目标电阻。该方法对于最初设置电阻器的电阻的过程中的变化不敏感，并且减小未匹配参考电流相对于电阻器关键尺寸的可变性。

8. 发明申请

US20120306542A1 FREQUENCY SYNTHESIZER, METHOD OF GENERATING OUTPUT FREQUENCY THEREOF AND METHOD OF CORRECTING CONVERSION GAIN THEREOF 失效
标题翻译：频率合成器，其输出频率的产生方法及其变换增益的校正方法
公开(公告)号：US20120306542A1
公开(公告)日：2012-12-06
申请号：US13250037
申请日：2011-09-30
申请人： Sang-Gug Lee , Seungjin Kim
发明人： Sang-Gug Lee , Seungjin Kim
IPC分类号： H03B21/00
CPC分类号： H03L7/1976
摘要： A frequency synthesizer includes: a delta sigma modulator that outputs an input value to a sequentially changing digital value; an analog path unit that converts the digital value to an analog value according to a first conversion gain; an accumulator that accumulates a difference between the input and digital values; a digital to analog converter (DAC) that compensates an output value of the accumulator according to a second conversion gain; a correction loop that extracts analog tendency by adding an output of the analog path unit and an output of the DAC and that extracts digital tendency from an output of the accumulator and adjusts the second conversion gain by comparing the analog and digital tendency; and a voltage control oscillator that generates an output frequency by adding an output of the analog path unit and an output according to an adjusted second conversion gain of the DAC.
摘要翻译：频率合成器包括：ΔΣ调制器，其将输入值输出到顺序变化的数字值; 模拟路径单元，其根据第一转换增益将数字值转换为模拟值; 累加器，其累积输入和数字值之间的差; 数模转换器（DAC），其根据第二转换增益补偿所述累加器的输出值; 校正循环，通过添加模拟路径单元的输出和DAC的输出来提取模拟趋势，并且从累加器的输出提取数字趋势，并通过比较模拟和数字趋势来调整第二转换增益; 以及电压控制振荡器，其通过将所述模拟路径单元的输出和根据所述DAC的经调整的第二转换增益的输出相加来产生输出频率。

9. 发明申请

US20110279407A1 CIRCUIT FOR PROCESSING TOUCH LINE SIGNAL OF TOUCH SCREEN 审中-公开
标题翻译：用于处理触摸屏线路信号的电路
公开(公告)号：US20110279407A1
公开(公告)日：2011-11-17
申请号：US13105301
申请日：2011-05-11
申请人： Ji-Hun KIM , Young-Bok Kim , Joon-Ho Na , Yeong-Shin Jang , Sang-Gug Lee
发明人： Ji-Hun KIM , Young-Bok Kim , Joon-Ho Na , Yeong-Shin Jang , Sang-Gug Lee
IPC分类号： G06F3/044
CPC分类号： G06F3/044 , G01R27/2605
摘要： A circuit for processing a touch line signal of a touch screen includes a plurality of sensing read circuits and a switch unit. The plurality of sensing read circuits include sensing read-out units and integrators, respectively. The sensing read-out units are configured to precharge a first sensor capacitor and a second sensor capacitor formed on a touch screen panel with a ground voltage and a supply voltage, allow charges charged in the first sensor capacitor and the second sensor capacitor to be shared, and read-out a charge sharing result obtained by allowing the charges of the first sensor capacitor and the second sensor capacitor to be shared. The integrators are configured to integrate output voltages of the sensing read-out units. The switch unit is configured to sequentially connect output terminals of the plurality of sensing read circuits to an input terminal of an analog-to-digital converter.
摘要翻译：用于处理触摸屏的触摸线信号的电路包括多个感测读取电路和开关单元。多个感测读取电路分别包括感测读出单元和积分器。感测读出单元被配置为对接地电压和电源电压在触摸屏面板上形成的第一传感器电容器和第二传感器电容器进行预充电，允许在第一传感器电容器和第二传感器电容器中充电的电荷被共享并且读出通过允许共享第一传感器电容器和第二传感器电容器的电荷而获得的电荷共享结果。集成器被配置为集成感测读出单元的输出电压。开关单元被配置为将多个感测读取电路的输出端子顺序地连接到模数转换器的输入端子。

10. 发明授权

US08106718B2 GM-boosted differential drain-to-source feedback colpitts voltage controlled oscillator 失效
标题翻译： GM升压的差分漏极 - 源极反馈电压控制振荡器
公开(公告)号：US08106718B2
公开(公告)日：2012-01-31
申请号：US12690136
申请日：2010-01-20
申请人： Sang-Gug Lee , Jong-Phil Hong
发明人： Sang-Gug Lee , Jong-Phil Hong
IPC分类号： H03B5/08
CPC分类号： H03B5/1228 , H03B5/1215 , H03B5/1243 , H03B5/1271
摘要： A voltage controlled oscillator outputting a differential signal includes: an inductor connected to a first power supply supplying first voltage; first and second transistors for differential switching; first and second variable capacitors connected to the inductor in parallel; a third transistor of which a gate electrode is connected to a first node; and a fourth transistor of which a gate electrode is connected to a second node. When bias voltage is applied to the gate electrode of the first transistor to be turned on, negative resistance is generated by voltage applied to the first capacitor and the second capacitor through the first transistor. When voltage outputted through the first node is applied to the gate electrode of the third transistor to be turned on, the voltage is additionally applied to the first capacitor and the second capacitor by the third transistor to increase the negative resistance.
摘要翻译：输出差分信号的压控振荡器包括：电感器，连接到提供第一电压的第一电源; 用于差分开关的第一和第二晶体管; 并联连接到电感器的第一和第二可变电容器; 栅电极连接到第一节点的第三晶体管; 以及栅电极连接到第二节点的第四晶体管。当偏置电压施加到要导通的第一晶体管的栅电极时，通过第一晶体管施加到第一电容器和第二电容器的电压产生负电阻。当通过第一节点输出的电压被施加到要导通的第三晶体管的栅电极时，由第三晶体管将电压附加到第一电容器和第二电容器以增加负电阻。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式