会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • HIGH SPEED CLOCK SIGNAL DUTY CYCLE ADJUSTMENT
    • 高速时钟信号占空比调整
    • US20100164580A1
    • 2010-07-01
    • US12347469
    • 2008-12-31
    • David William BoerstlerSteven Mark ClementsJieming Qi
    • David William BoerstlerSteven Mark ClementsJieming Qi
    • H03K3/017
    • H03K5/1565
    • A clock signal duty cycle adjustment circuit includes a duty cycle correction circuit that receives a clock input signal that may need duty cycle correction. The duty cycle correction circuit may derive first and second differential clock signals from the clock input signal. The first and second differential clock signals may exhibit respective voltage offsets. The duty cycle correction circuit includes a voltage offset shift circuit that may shift the voltage offset that one of the first and second differential clock signals exhibits to adjust the effective duty cycle of a clock output signal. The duty cycle adjustment circuit derives the clock output signal from the voltage offset adjusted first and second differential clock signals in response to a duty cycle error signal.
    • 时钟信号占空比调整电路包括占空比校正电路,其接收可能需要占空比校正的时钟输入信号。 占空比校正电路可以从时钟输入信号导出第一和第二差分时钟信号。 第一和第二差分时钟信号可以呈现相应的电压偏移。 占空比校正电路包括电压偏移移位电路,其可以移位第一和第二差分时钟信号中的一个表现出的电压偏移,以调整时钟输出信号的有效占空比。 占空比调整电路响应于占空比误差信号,从电压偏移调整的第一和第二差分时钟信号中导出时钟输出信号。
    • 4. 发明授权
    • High speed clock signal duty cycle adjustment
    • 高速时钟信号占空比调整
    • US07863958B2
    • 2011-01-04
    • US12347469
    • 2008-12-31
    • David William BoerstlerSteven Mark ClementsJieming Qi
    • David William BoerstlerSteven Mark ClementsJieming Qi
    • H03K3/017
    • H03K5/1565
    • A clock signal duty cycle adjustment circuit includes a duty cycle correction circuit that receives a clock input signal that may need duty cycle correction. The duty cycle correction circuit may derive first and second differential clock signals from the clock input signal. The first and second differential clock signals may exhibit respective voltage offsets. The duty cycle correction circuit includes a voltage offset shift circuit that may shift the voltage offset that one of the first and second differential clock signals exhibits to adjust the effective duty cycle of a clock output signal. The duty cycle adjustment circuit derives the clock output signal from the voltage offset adjusted first and second differential clock signals in response to a duty cycle error signal.
    • 时钟信号占空比调整电路包括占空比校正电路,其接收可能需要占空比校正的时钟输入信号。 占空比校正电路可以从时钟输入信号导出第一和第二差分时钟信号。 第一和第二差分时钟信号可以呈现相应的电压偏移。 占空比校正电路包括电压偏移移位电路,其可以移位第一和第二差分时钟信号中的一个表现出的电压偏移,以调整时钟输出信号的有效占空比。 占空比调整电路响应于占空比误差信号,从电压偏移调整的第一和第二差分时钟信号中导出时钟输出信号。