专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4528591A Raster scan frame digitizer method and apparatus 失效
标题翻译：栅格扫描帧数字化仪的方法和装置
公开(公告)号：US4528591A
公开(公告)日：1985-07-09
申请号：US408349
申请日：1982-08-16
申请人： Steven F. Liepe , Pierre Radochonski , Glenn R. Johnson
发明人： Steven F. Liepe , Pierre Radochonski , Glenn R. Johnson
IPC分类号： H04N5/14
CPC分类号： H04N5/14
摘要： A scheme for digitizing a stationary video image is disclosed. The amplitude of a video signal, representing said video image, is sampled at a plurality of points along the time axis and is compared with the count in a counter. If the amplitude equals the count at a particular point on the time axis, the count is stored in a memory in a location corresponding to said particular point. The process is repeated until a count in the counter is stored in said memory in locations corresponding to all of said plurality of points along the time axis of said video signal. If two or more counters are used, each counting from a different initial value, and if two or more corresponding comparators are used to make the above comparison, the time required to digitize said stationary video image may be reduced. Consequently, the time required for the video image to remain stationary is reduced.
摘要翻译：公开了一种用于数字化静止视频图像的方案。表示所述视频图像的视频信号的幅度在沿着时间轴的多个点进行采样，并与计数器中的计数进行比较。如果振幅等于时间轴上特定点处的计数，则计数被存储在对应于所述特定点的位置的存储器中。重复该过程，直到计数器中的计数器在沿着所述视频信号的时间轴对应于所有多个点的位置存储在所述存储器中。如果使用两个以上的计数器，则从不同的初始值进行计数，并且如果使用两个或更多个对应的比较器进行上述比较，则可以减少数字化所述静止视频图像所需的时间。因此，视频图像保持静止所需的时间减少。

2. 发明授权

US07599458B2 System and method to reduce jitter 失效
标题翻译：减少抖动的系统和方法
公开(公告)号：US07599458B2
公开(公告)日：2009-10-06
申请号：US10968735
申请日：2004-10-19
申请人： Samuel D. Naffziger , Steven F. Liepe
发明人： Samuel D. Naffziger , Steven F. Liepe
IPC分类号： H04L7/00
CPC分类号： H03K5/15046
摘要： One disclosed embodiment may comprise an interpolation system that includes an interpolator that interpolates between a selected phase from a preceding cycle and a selected phase from a current cycle to provide an interpolated phase for the current cycle. An edge of the interpolated phase for the current cycle has reduced jitter relative to an edge of a corresponding phase of the current cycle. A delay system delays a plurality of other phases of the current cycle to provide delayed other phases, the delayed other phases and the interpolated phase for the current cycle collectively defining a set of adjusted phases for the current cycle.
摘要翻译：一个所公开的实施例可以包括插值系统，其包括内插器，其在来自前一周期的选定相位和来自当前周期的选定相位之间进行插值，以为当前周期提供内插相位。用于当前周期的内插相位的边缘相对于当前周期的相应相位的边缘减小了抖动。延迟系统延迟当前周期的多个其他相位以提供延迟的其他相位，延迟的其他相位和当前周期的内插相位共同定义当前周期的一组经调整的相位。

3. 发明授权

US5519581A Mounting of toroidal inductors 失效
标题翻译：安装环形电感器
公开(公告)号：US5519581A
公开(公告)日：1996-05-21
申请号：US327072
申请日：1994-10-21
申请人： Steven F. Liepe
发明人： Steven F. Liepe
IPC分类号： H01F17/06 , H01F27/29 , H05K1/18 , H05K7/02
CPC分类号： H01F27/29 , H01F17/06 , H05K1/18 , H01F2017/065 , H05K2201/10022 , H05K2201/1003 , H05K2201/10515 , H05K2201/1053 , H05K2201/10651
摘要： A small toroidal inductor is mounted by inserting a high valued resistor or a ceramic coil form into the central hole of the toroid. The fine leads of the inductor are then soldered to the much stiffer leads of the part that has been inserted. These stiffer leads may be bent in any desired way, and will hold their shape. This makes insertion easier and is strong enough to withstand the necessary amounts of shock and vibration. The toroid may be glued or otherwise affixed with an adhesive to the resistor or coil form.
摘要翻译：通过将高价值电阻器或陶瓷线圈形式插入环形线圈的中心孔中来安装小型环形电感器。然后将电感器的精细引线焊接到已插入部件的更硬的引线上。这些较硬的引线可以以任何所需的方式弯曲，并且将保持其形状。这使得插入更容易并且足够坚固以承受必要量的冲击和振动。环形线圈可以胶合或以其他方式固定到电阻器或线圈形式的粘合剂。

4. 发明授权

US5932996A Low cost current mode control switching power supply without discrete current sense resistor 失效
标题翻译：低成本电流模式控制开关电源，无分立电流检测电阻
公开(公告)号：US5932996A
公开(公告)日：1999-08-03
申请号：US067625
申请日：1998-04-28
申请人： Steven F. Liepe , Tessa H. Velasquez , Kenneth G. Richardson
发明人： Steven F. Liepe , Tessa H. Velasquez , Kenneth G. Richardson
IPC分类号： G05F1/575 , G05F1/56 , G05F5/00
CPC分类号： G05F1/575
摘要： A switching power supply that uses the intrinsic series resistance of an output bypass capacitor to sense changes in current flow through a switch that is connects between the input and output of the switching power supply. When the switch runs on, current flows from the input to the output and through a bypass capacitor. The intrinsic series resistance of the bypass capacitor develops a voltage across it as current flows through the capacitor. This voltage is used by a sense circuit to help determine when to shut off the switch. A low-cost regulator develops an output voltage that is divided and compared to a reference to determine if the input voltage is sufficient. If it is not, the power supply is not allowed to operate and the switch is not allowed to turn on.
摘要翻译：一种开关电源，其使用输出旁路电容器的固有串联电阻来检测通过连接在开关电源的输入和输出端之间的开关的电流的变化。当开关导通时，电流从输入端流过输出端并通过旁路电容。当电流流过电容器时，旁路电容的固有串联电阻产生一个电压。该电压由感测电路用于帮助确定何时切断开关。低成本调节器产生一个分压输出电压，并与参考电压进行比较，以确定输入电压是否足够。如果不是，电源不允许操作，并且不允许开关打开。

5. 发明授权

US5519548A Using read channel noise to initialize read channel for head position calibration in a magnetic data storage device 失效
标题翻译：使用读通道噪声来初始化磁数据存储设备中磁头位置校准的读通道
公开(公告)号：US5519548A
公开(公告)日：1996-05-21
申请号：US40798
申请日：1993-03-31
申请人： Steven F. Liepe , Jeffrey D. Schwartz , Mark E. Nash
发明人： Steven F. Liepe , Jeffrey D. Schwartz , Mark E. Nash
IPC分类号： G11B5/02 , G11B5/55 , G11B5/035
CPC分类号： G11B5/5534 , G11B5/02
摘要： A method of calibrating signal processing circuitry in a magnetic data storage device. The method ensures that an adequate signal-to-noise ratio is achieved when reading a head-position calibration signal. First, discrimination thresholds are set to an initial low value. Then, with wide bandwidth and stationary media, amplifier gain is calibrated by adjusting gain to make the amplitude of amplified background noise equal to the initial threshold value. Finally, bandwidth is reduced and the discrimination thresholds are raised to a final value. The final threshold value ensures that a signal must exceed a predetermined signal-to-noise ratio before the signal is accepted as being valid.
摘要翻译：一种校准磁数据存储装置中的信号处理电路的方法。该方法确保在读取头位置校准信号时获得足够的信噪比。首先，判别阈值设定为初始值。然后，通过宽带宽和固定介质，通过调节增益校准放大器增益，使放大背景噪声的幅度等于初始阈值。最后，减少带宽，将鉴别阈值提高到最终值。在信号被接受为有效之前，最终阈值确保信号必须超过预定的信噪比。

6. 发明授权

US4783715A Automatic high-speed color CRT degaussing system 失效
标题翻译：自动高速彩色CRT消磁系统
公开(公告)号：US4783715A
公开(公告)日：1988-11-08
申请号：US182651
申请日：1988-04-18
申请人： Steven F. Liepe
发明人： Steven F. Liepe
IPC分类号： H01F13/00 , H04N9/29 , H01J29/06
CPC分类号： H04N9/29
摘要： A degaussing system for a CRT includes a voltage source, which is enabled by power-up of the CRT, coupled to a tank circuit including a degaussing coil and a capacitor. A voltage sensing network connected in parallel with the tank circuit senses the voltage across the capacitor and when that voltage rises to a predetermined threshold, and actuating signal is provided which turns on a latching switch circuit which enables a switch connecting the tank circuit to ground. This allows it to oscillate, taking the metal components of the CRT through a decreasing series of hysteresis loops as the oscillation decays. The latching switch circuit maintains the switch in an on position until power-down of the CRT, thus maintaining all except R1 which aids grid regulation of the components of the degaussing system, in a low voltage state until degaussing becomes necessary once again.
摘要翻译：用于CRT的消磁系统包括电压源，其通过连接到包括消磁线圈和电容器的振荡电路的CRT的上电而实现。与电容器电路并联连接的电压感测网络感测电容器两端的电压，并且当该电压上升到预定的阈值时，提供启动信号，该启动信号接通一个闭锁开关电路，该开关电路使得将电路连接到地的开关。这允许它振荡，随着振荡衰减，使CRT的金属部件通过减少的一系列磁滞回线。闭锁开关电路将开关保持在接通位置，直到CRT断电，因此除了有助于消磁系统的部件的电网调节的R1之外，保持所有这些都处于低电压状态，直到再次需要消磁。

7. 发明授权

US08020038B2 System and method for adjusting operating points of a processor based on detected processor errors 有权
标题翻译：基于检测到的处理器错误来调整处理器的工作点的系统和方法
公开(公告)号：US08020038B2
公开(公告)日：2011-09-13
申请号：US11529145
申请日：2006-09-28
申请人： Reid J. Riedlinger , Steven F. Liepe , Douglas John Cutter
发明人： Reid J. Riedlinger , Steven F. Liepe , Douglas John Cutter
IPC分类号： G06F11/00
CPC分类号： G06F11/1405 , G06F1/3203 , G06F1/324 , G06F1/3296 , G06F9/3861 , Y02D10/126 , Y02D10/172
摘要： A processor comprises a processor core and a controller. The processor core has an execution unit configured to execute instructions and to attempt to perform at least one operation in executing one of the instructions. The processor core is configured to detect a processor error associated with the at least one operation. The controller is configured to change an operating point of the processor core in response to a detection of the processor error such that the processor core operates at a new operating point, and the processor core is configured to retry the at least one operation while the processor core is operating at the new operating point.
摘要翻译：处理器包括处理器核心和控制器。处理器核心具有被配置为执行指令并尝试在执行指令之一中执行至少一个操作的执行单元。所述处理器核心被配置为检测与所述至少一个操作相关联的处理器错误。所述控制器被配置为响应于所述处理器错误的检测而改变所述处理器内核的操作点，使得所述处理器核心在新的操作点处操作，并且所述处理器核心被配置为在所述处理器核心处理器处重新尝试所述至少一个操作，核心正在新的运营点运行。

8. 发明授权

US07447919B2 Voltage modulation for increased reliability in an integrated circuit 有权
标题翻译：电压调制可提高集成电路的可靠性
公开(公告)号：US07447919B2
公开(公告)日：2008-11-04
申请号：US10818974
申请日：2004-04-06
申请人： Steven F. Liepe , Samuel Naffziger
发明人： Steven F. Liepe , Samuel Naffziger
IPC分类号： G06F1/00 , G06F11/00
CPC分类号： H03K19/0008 , G06F11/00
摘要： Techniques are disclosed for increasing reliability of an integrated circuit. In one embodiment, an integrated circuit includes core chip circuitry. The integrated circuit includes means for increasing a power supply voltage V provided to the core chip circuitry, such as by increasing the voltage V to a maximum value. The integrated circuit also includes means for identifying a clock frequency F for which F
摘要翻译：公开了用于增加集成电路的可靠性的技术。在一个实施例中，集成电路包括核心芯片电路。集成电路包括用于增加提供给核心芯片电路的电源电压V的装置，例如通过将电压V增加到最大值。集成电路还包括用于识别其中C是开关电容的时钟频率F的装置，其中P < max 是核心芯片电路的预定最大功耗。集成电路还包括用于向电路提供具有频率F的时钟信号的装置。

9. 发明申请

US20080155321A1 System and method for adjusting operating points of a processor based on detected processor errors 有权
标题翻译：基于检测到的处理器错误来调整处理器的工作点的系统和方法
公开(公告)号：US20080155321A1
公开(公告)日：2008-06-26
申请号：US11529145
申请日：2006-09-28
申请人： Reid J. Riedlinger , Steven F. Liepe , Douglas John Cutter
发明人： Reid J. Riedlinger , Steven F. Liepe , Douglas John Cutter
IPC分类号： G06F11/00
CPC分类号： G06F11/1405 , G06F1/3203 , G06F1/324 , G06F1/3296 , G06F9/3861 , Y02D10/126 , Y02D10/172
摘要： A processor comprises a processor core and a controller. The processor core has an execution unit configured to execute instructions and to attempt to perform at least one operation in executing one of the instructions. The processor core is configured to detect a processor error associated with the at least one operation. The controller is configured to change an operating point of the processor core in response to a detection of the processor error such that the processor core operates at a new operating point, and the processor core is configured to retry the at least one operation while the processor core is operating at the new operating point.
摘要翻译：处理器包括处理器核心和控制器。处理器核心具有被配置为执行指令并尝试在执行指令之一中执行至少一个操作的执行单元。所述处理器核心被配置为检测与所述至少一个操作相关联的处理器错误。所述控制器被配置为响应于所述处理器错误的检测而改变所述处理器内核的操作点，使得所述处理器核心在新的操作点处操作，并且所述处理器核心被配置为在所述处理器核心处理器处重新尝试所述至少一个操作，核心正在新的运营点运行。

10. 发明授权

US5764018A Hysteresis removal for positioning systems with variable backlash and stiction 失效
标题翻译：具有可变间隙和静摩擦的定位系统的滞后消除
公开(公告)号：US5764018A
公开(公告)日：1998-06-09
申请号：US536295
申请日：1995-09-29
申请人： Steven F. Liepe , Kenneth G. Richardson
发明人： Steven F. Liepe , Kenneth G. Richardson
IPC分类号： G05D3/00 , G05B19/40
CPC分类号： G05B19/40
摘要： A system and method for reducing non-repeatable positioning errors. Non-repeatable positioning errors caused by the effects stiction and backlash in the mechanical system are reduced by "shaking" or vibrating the positioning system in a controlled manner. After the system input is set to the desired value, the positioning system is "shaken" by inputting a series of offsets that oscillate around the desired location and gradually decrease in amplitude, eventually reaching zero. In a specific embodiment, a lead screw is threaded through a follower nut which is connected to a magnetic tape read/write head. The lead screw is rotated by a mechanical transmission which provides gear reduction from a computer controlled stepper motor. The tape head's non-repeatable positioning error is reduced by alternately stepping the stepper motor in opposite directions a specified number of steps and periodically reducing the specified number of steps until zero is eventually reached.
摘要翻译：一种用于减少不可重复定位误差的系统和方法。通过以受控的方式“摆动”或振动定位系统来减少机械系统中的影响固定和反冲引起的不可重复的定位误差。在将系统输入设置为所需值之后，通过输入一系列在期望位置周围振荡的偏移并逐渐减小振幅，最终达到零，使定位系统“摇动”。在具体实施例中，导螺杆穿过连接到磁带读/写头的从动螺母。导螺杆通过机械传动器旋转，该机械传动装置从计算机控制的步进电机提供齿轮减速。通过将步进电机以相反的方向交替地步进指定数量的步骤，并且周期性地减少指定的步数，直到最终达到零，从而减少了磁带头的不可重复的定位误差。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式