会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Fine-grained synchronization of a decompressed audio stream by skipping or repeating a variable number of samples from a frame
    • 通过从帧中跳过或重复可变数量的样本,解压缩音频流的细粒度同步
    • US06310652B1
    • 2001-10-30
    • US08851574
    • 1997-05-02
    • Stephen (Hsiao Yi) LiFrank L. Laczko, Sr.Jonathan RowlandsPaul M. Look
    • Stephen (Hsiao Yi) LiFrank L. Laczko, Sr.Jonathan RowlandsPaul M. Look
    • H04J306
    • G10L21/04
    • A data processing device uses a portion of a random access memory as an output buffer for holding a frame of PCM sample data which is being output after being processed by a processing unit within the processing device. Fine grained synchronization between a reference clock and a stream of PCM data frames is provided by transferring only a portion of selected frame of PCM sample data PCM(n+1), in response to a time difference 971. A breakpoint address is determined to delineate the portion of the selected frame that is to be transferred. A sorted list of the addresses of the discontinuities is maintained in breakpoint queue. Since the buffer is managed in a FIFO manner, a single breakpoint register is sufficient to monitor addresses as they are provided by an address register for accessing the random access memory. When a breakpoint is detected, the breakpoint queue and the breakpoint register is updated by an update task 802.
    • 数据处理装置使用随机存取存储器的一部分作为输出缓冲器,用于保持由处理装置内的处理单元处理之后输出的PCM采样数据的帧。 响应于时间差971,通过仅传送PCM采样数据PCM(n + 1)的所选帧的一部分来提供参考时钟和PCM数据帧流之间的细粒度同步。断点地址被确定为描绘 要传输的所选帧的部分。 在断点队列中维护不连续地址的排序列表。 由于以FIFO方式管理缓冲器,所以单个断点寄存器足以监视地址寄存器提供的访问随机存取存储器的地址。 当检测到断点时,更新任务802更新断点队列和断点寄存器。
    • 2. 发明授权
    • Method for left/right channel self-alignment
    • 左/右声道自对准方法
    • US5860060A
    • 1999-01-12
    • US850404
    • 1997-05-02
    • Stephen (Hsiao Yi) LiJames (Sang-Won) SongPaul M. Look
    • Stephen (Hsiao Yi) LiJames (Sang-Won) SongPaul M. Look
    • G11B20/00G11B20/18H04B14/04H04S1/00G11B5/00
    • H04B14/04G11B20/00992G11B20/18H04S1/007
    • A data processing device uses a portion of random access memory 121 as an output buffer 124 for holding a portion of a stream of PCM data which is to be output to a digital to analog converter 530. D/A 530 forms a left analog channel and a right analog channel for speaker subsystems 814 and 815. The PCM data stream is stored in the output buffer so that PCM data samples which pertain to the left channel are stored at even address and PCM data samples which pertain to the right channel are stored at odd address. Control circuitry 145 monitors direct memory access (DMA) transfers which transfer PCM data samples to PCM serializer 142. By comparing the address of each DMA transfer to a left/right channel signal from the D/A, the control circuitry can verify that channel synchronization is correct. If a synchronization error is detected, an channel synchronization error correction procedure is invoked.
    • 数据处理装置使用随机存取存储器121的一部分作为输出缓冲器124,用于保持要输出到数模转换器530的PCM数据流的一部分.D / A 530形成左模拟通道, 用于扬声器子系统814和815的右模拟通道。PCM数据流存储在输出缓冲器中,使得与左声道相关的PCM数据采样被存储在偶数地址处,并且将与右声道相关的PCM数据样本存储在 奇地址。 控制电路145监视将PCM数据样本传送到PCM串行化器142的直接存储器访问(DMA)传送。通过将每个DMA传输的地址与来自D / A的左/右声道信号进行比较,控制电路可以验证信道同步 是正确的。 如果检测到同步错误,则调用信道同步纠错过程。