会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Simultaneous mixed protection modes over a virtualized host adapter
    • 在虚拟化主机适配器上同时进行混合保护模式
    • US08561203B2
    • 2013-10-15
    • US13149127
    • 2011-05-31
    • Stefan AmannGerhard BanzhafRalph FriedrichRaymond M. HiggsGeorge P. Kuch
    • Stefan AmannGerhard BanzhafRalph FriedrichRaymond M. HiggsGeorge P. Kuch
    • G06F21/00
    • G06F21/64
    • A method for supporting simultaneous mixed protection modes for a write operation. The method includes receiving a write request that includes write data, and is received from one of a plurality of requestors. At least one of the requestors does not support data integrity protection. It is determined if data integrity protection is required for the write operation. It is additionally determined if the data integrity protection is supported by the requestor. Once the determination is made, the data integrity protection value is calculated if data integrity protection is required and is not supported by the requestor. The write data is encoded with the data integrity protection value prior to being written. If the requestor supports data integrity protection, then data integrity protection values are applied to the write data prior to writing the data to the external storage.
    • 一种用于支持写入操作的同时混合保护模式的方法。 该方法包括接收包括写数据的写请求,并从多个请求者之一接收。 至少有一个请求者不支持数据完整性保护。 确定写入操作是否需要数据完整性保护。 另外确定请求者是否支持数据完整性保护。 一旦作出确定,如果需要数据完整性保护并且请求者不支持,则计算数据完整性保护值。 写入数据在写入之前用数据完整性保护值进行编码。 如果请求者支持数据完整性保护,则在将数据写入外部存储器之前,将数据完整性保护值应用于写入数据。
    • 4. 发明申请
    • SIMULTANEOUS MIXED PROTECTION MODES OVER A VIRTUALIZED HOST ADAPTER
    • 虚拟主机适配器同时兼容的混合保护模式
    • US20120311716A1
    • 2012-12-06
    • US13149127
    • 2011-05-31
    • Stefan AmannGerhard BanzhafRalph FriedrichRaymond M. HiggsGeorge P. Kuch
    • Stefan AmannGerhard BanzhafRalph FriedrichRaymond M. HiggsGeorge P. Kuch
    • G06F21/00
    • G06F21/64
    • A method for supporting simultaneous mixed protection modes for a write operation. The method includes receiving a write request that includes write data, and is received from one of a plurality of requestors. At least one of the requestors does not support data integrity protection. It is determined if data integrity protection is required for the write operation. It is additionally determined if the data integrity protection is supported by the requestor. Once the determination is made, the data integrity protection value is calculated if data integrity protection is required and is not supported by the requestor. The write data is encoded with the data integrity protection value prior to being written. If the requestor supports data integrity protection, then data integrity protection values are applied to the write data prior to writing the data to the external storage.
    • 一种用于支持写入操作的同时混合保护模式的方法。 该方法包括接收包括写数据的写请求,并从多个请求者之一接收。 至少有一个请求者不支持数据完整性保护。 确定写入操作是否需要数据完整性保护。 另外确定请求者是否支持数据完整性保护。 一旦作出确定,如果需要数据完整性保护并且请求者不支持,则计算数据完整性保护值。 写入数据在写入之前用数据完整性保护值进行编码。 如果请求者支持数据完整性保护,则在将数据写入外部存储器之前,将数据完整性保护值应用于写入数据。
    • 5. 发明授权
    • End-to-end cyclic redundancy check protection for high integrity fiber transfers
    • 端到端循环冗余校验保护,用于高完整性光纤传输
    • US08095862B2
    • 2012-01-10
    • US11870223
    • 2007-10-10
    • Raymond M. HiggsGeorge P. KuchBruce H. Ratcliff
    • Raymond M. HiggsGeorge P. KuchBruce H. Ratcliff
    • G06F11/00
    • G06F15/16H04L1/0061H04L1/0084
    • A method, transceiver, and computer program storage product transfer data over fiber between a first transceiver and a second transceiver. The second transceiver is determined to support a high integrity cyclic redundancy check associated with substantially an entire data set in a Fiber Channel Protocol exchange between the first transceiver and the second transceiver. A last data frame in a plurality of data frames is formatted for communication to the second transceiver during the Fiber Channel Protocol exchange. The last data frame includes a plurality of data and at least one cyclic redundancy check field associated with the plurality data and at least one additional cyclic redundancy check field associated with the plurality of data frames.
    • 方法,收发器和计算机程序存储产品通过光纤在第一收发器和第二收发器之间传送数据。 第二收发器被确定为支持与第一收发器和第二收发器之间的光纤通道协议交换中的基本上整个数据集相关联的高完整性循环冗余校验。 在光纤通道协议交换期间,将多个数据帧中的最后数据帧格式化为与第二收发信机的通信。 最后数据帧包括与多个数据相关联的多个数据和至少一个循环冗余校验字段以及与该多个数据帧相关联的至少一个附加循环冗余校验字段。
    • 6. 发明申请
    • SYSTEM AWARE PERFORMANCE COUNTERS
    • 系统性能计数器
    • US20120311544A1
    • 2012-12-06
    • US13150600
    • 2011-06-01
    • Raymond M. HiggsGeorge P. KuchBruce H. Ratcliff
    • Raymond M. HiggsGeorge P. KuchBruce H. Ratcliff
    • G06F9/44
    • G06F11/3466G06F11/3419G06F2201/865G06F2201/88
    • System aware performance counters including a processor for performing a method that includes executing a predefined code segment of an application, the executing on a processor. The executing includes executing an instrumented thread included in the predefined code segment. The method includes performing a first action associated with executing the instrumented thread in the predefined code segment, and registering the instrumented thread. A performance counter associated with the predefined code segment is started. Also, the execution of the predefined code segment is paused and the performance counter is paused. The method further includes performing a second action associated with pausing the executing of the predefined code segment. The executing of the predefined code segment is resumed and the performance counter is resumed responsive to resuming the executing of the predefined code segment. Also, a third action associated with resuming executing the predefined code segment is performed.
    • 系统感知性能计数器,包括用于执行包括执行应用程序的预定代码段的方法的处理器,在处理器上执行。 执行包括执行包含在预定义代码段中的被检测线程。 该方法包括执行与在预定代码段中执行被检测线程相关联的第一动作,以及登记被检测的线程。 开始与预定义代码段相关联的性能计数器。 此外,预定义代码段的执行被暂停,并且性能计数器被暂停。 该方法还包括执行与暂停预定义代码段的执行相关联的第二动作。 恢复预定义代码段的执行,并且响应于恢复执行预定义代码段而恢复性能计数器。 此外,执行与恢复执行预定义代码段相关联的第三动作。
    • 8. 发明授权
    • System aware performance counters
    • 系统感知性能计数器
    • US08869118B2
    • 2014-10-21
    • US13150600
    • 2011-06-01
    • Raymond M. HiggsGeorge P. KuchBruce H. Ratcliff
    • Raymond M. HiggsGeorge P. KuchBruce H. Ratcliff
    • G06F9/44G06F11/34
    • G06F11/3466G06F11/3419G06F2201/865G06F2201/88
    • System aware performance counters including a processor for performing a method that includes executing a predefined code segment of an application, the executing on a processor. The executing includes executing an instrumented thread included in the predefined code segment. The method includes performing a first action associated with executing the instrumented thread in the predefined code segment, and registering the instrumented thread. A performance counter associated with the predefined code segment is started. Also, the execution of the predefined code segment is paused and the performance counter is paused. The method further includes performing a second action associated with pausing the executing of the predefined code segment. The executing of the predefined code segment is resumed and the performance counter is resumed responsive to resuming the executing of the predefined code segment. Also, a third action associated with resuming executing the predefined code segment is performed.
    • 系统感知性能计数器,包括用于执行包括执行应用程序的预定代码段的方法的处理器,在处理器上执行。 执行包括执行包含在预定义代码段中的被检测线程。 该方法包括执行与在预定代码段中执行被检测线程相关联的第一动作,以及登记被检测的线程。 开始与预定义代码段相关联的性能计数器。 此外,预定义代码段的执行被暂停,并且性能计数器被暂停。 该方法还包括执行与暂停预定义代码段的执行相关联的第二动作。 恢复预定义代码段的执行,并且响应于恢复执行预定义代码段而恢复性能计数器。 此外,执行与恢复执行预定义代码段相关联的第三动作。