会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • METHOD FOR FABRICATING AN SOI DEFINED SEMICONDUCTOR DEVICE
    • 用于制造SOI限定半导体器件的方法
    • US20080305613A1
    • 2008-12-11
    • US11759411
    • 2007-06-07
    • Mario M. PELELLADarin A. CHAN
    • Mario M. PELELLADarin A. CHAN
    • H01L21/762
    • H01L21/76275H01L21/76283H01L21/84
    • Methods are provided for fabricating a semiconductor on insulator (SOI) component on a semiconductor layer/insulator/substrate structure. The method includes forming one or more shallow trench isolation (STI) regions extending through the semiconductor layer to the insulator. First and second openings are etched through the STI and the insulator using the remaining SOI material in the semiconductor layer as an etch mask. N— and P-type ions are implanted into the substrate through the openings to form to form N-doped and P-doped regions therein, such as an anode and a cathode of a semiconductor diode structure. The N-doped and P-doped regions are closely spaced and precisely aligned to each other by the SOI material in the semiconductor layer. Electrical contacts are then made to the N-doped and P-doped regions.
    • 提供了用于在半导体层/绝缘体/衬底结构上制造绝缘体上半导体(SOI)部件的方法。 该方法包括形成一个或多个穿过半导体层延伸到绝缘体的浅沟槽隔离(STI)区域。 通过STI和绝缘体,使用半导体层中剩余的SOI材料作为蚀刻掩模蚀刻第一和第二开口。 通过开口将N型和P型离子注入到衬底中以形成其中的N掺杂和P掺杂区域,例如半导体二极管结构的阳极和阴极。 N掺杂和P掺杂区域通过半导体层中的SOI材料彼此紧密间隔并精确地对准。 然后对N掺杂和P掺杂区域进行电接触。