会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Zero frame buffer
    • 零帧缓冲区
    • US07483032B1
    • 2009-01-27
    • US11253438
    • 2005-10-18
    • Sonny S. YeohShane J. KeilDennis K. MaPeter C. Tong
    • Sonny S. YeohShane J. KeilDennis K. MaPeter C. Tong
    • G06F12/00G06F15/16G06F12/08
    • G09G5/363
    • Circuits, methods, and apparatus that allow the elimination of a frame buffer connected directly to a graphics processing unit. The graphics processing unit includes an on-chip memory. Following system power-up or reset, the GPU initially renders comparatively low-resolution images to the on-chip memory for display. Afterward, the GPU renders images, which are typically higher resolution, and stores them in a system memory, apart from the graphics processing unit. The on-chip memory, which is no longer needed for image storage, instead stores address information, referred to as page tables, identifying the location of data stored by the GPU in the separate system memory.
    • 允许消除直接连接到图形处理单元的帧缓冲器的电路,方法和装置。 图形处理单元包括片上存储器。 在系统上电或复位后,GPU最初将相对较低分辨率的图像呈现给片上存储器进行显示。 之后,GPU将呈现通常较高分辨率的图像,并将它们存储在除了图形处理单元之外的系统存储器中。 不再需要用于图像存储的片上存储器,而是存储称为页表的地址信息,其将GPU存储的数据的位置识别在单独的系统存储器中。
    • 3. 发明授权
    • Shared cache with client-specific replacement policy
    • 具有客户端特定替换策略的共享缓存
    • US07415575B1
    • 2008-08-19
    • US11298256
    • 2005-12-08
    • Peter C. TongColyn S. Case
    • Peter C. TongColyn S. Case
    • G06F12/12
    • G06F12/122G06F12/126
    • A cache shared by multiple clients implements a client specific policy for replacing entries in the event of a cache miss. A request from any client can hit any entry in the cache. For purposes of replacing entries, at least of the clients is restricted, and when a cache miss results from a request by the restricted client, the entry to be replaced is selected from a fixed subset of the cache entries. When a cache misses results from a request by any client other than the restricted client, any cache entry, including a restricted entry, can be selected to be replaced.
    • 多个客户端共享的缓存实现了客户端特定的策略,用于在高速缓存未命中的情况下替换条目。 来自任何客户端的请求可以访问缓存中的任何条目。 为了替换条目,至少客户端被限制,并且当由受限客户端的请求导致高速缓存未命中时,从缓存条目的固定子集中选择要替换的条目。 当缓存从除受限客户端之外的任何客户端的请求中忽略结果时,可以选择任何高速缓存条目(包括受限条目)进行替换。
    • 4. 发明授权
    • Method and apparatus for managing timing requirement specifications and
confirmations and generating timing models and constraints for a VLSI
circuit
    • 用于管理定时要求规范和确认以及为VLSI电路产生定时模型和约束的方法和装置
    • US5581473A
    • 1996-12-03
    • US605800
    • 1996-02-23
    • Stefan RusuStuart A. TaylorPeter C. TongGregory Schulte
    • Stefan RusuStuart A. TaylorPeter C. TongGregory Schulte
    • G06F17/50
    • G06F17/5031Y10S707/99931
    • A repository, a loader, a model generator, a constraint generator, and a number of timing analysis tools, are provided for managing timing requirement specifications and measurements, and generating timing models and constraints of a VLSI circuit. The repository stores the timing specifications and measurements for each pin instances and each flow through arc instances. Timing specifications and measurements are identified by their classes including at least one current specification class and at least one measurement class for one timing analysis tool. Additionally, the repository stores a number of characteristics for each pin instance, the pin compositions of each net, and the hierarchical relationship of the functional block instances. The loader loads the various information into the repository. The timing model generator generates the timing models for the various functional blocks, using the stored information in the repository. The timing constraint generator in cooperation with the timing model generator and at least one timing analysis tool generates the timing constraints for the various functional block instances, using the stored information in the repository, the generated timing models of the functional blocks, and a number of timing analysis scripts.
    • 提供存储库,加载器,模型生成器,约束生成器和多个时序分析工具,用于管理定时需求规范和测量,以及生成VLSI电路的定时模型和约束。 存储库存储每个针脚实例的时序规格和测量值,每个流程通过圆弧实例。 定时规范和测量由其类别标识,包括至少一个当前规范类别和至少一个测量类别,用于一个时序分析工具。 另外,存储库存储每个引脚实例的多个特性,每个网络的引脚组成以及功能块实例的分层关系。 加载器将各种信息加载到存储库中。 定时模型生成器使用存储库中存储的信息生成各种功能块的时序模型。 与定时模型发生器和至少一个定时分析工具协作的时序约束生成器使用存储库中存储的信息,生成的功能块的定时模型和多个功能块的时间模型来生成各种功能块实例的时序约束 时序分析脚本。