专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5918059A Method and apparatus for responding to actuation of a power supply switch for a computing system 失效
标题翻译：用于响应用于计算系统的电源开关的致动的方法和装置
公开(公告)号：US5918059A
公开(公告)日：1999-06-29
申请号：US911648
申请日：1997-08-15
申请人： Siamak Tavallaei , John S. Lacombe , Jeffrey S. Autor , Jose A. Santin
发明人： Siamak Tavallaei , John S. Lacombe , Jeffrey S. Autor , Jose A. Santin
IPC分类号： G06F1/26 , G06F1/32
CPC分类号： G06F1/26
摘要： Through a menu driven selection procedure, a user is given options for how a server should respond to an actuation of a power switch. In one option, the power switch is disabled to prevent accidental shut down of the power supply in response to power switch actuation. In another option, the shut down of the power supply follows soon after the expiration of a count down timer which is triggered by power switch actuation. A subsequent actuation of the power switch in this option aborts the count down. In yet another option, the shut down of the power supply follows soon after the completion of a graceful shut down of the server operating system which is triggered by power switch actuation. A subsequent actuation of the power switch in this option causes an immediate shut down of the power supply.
摘要翻译：通过菜单驱动选择程序，用户可以选择服务器如何响应电源开关的启动。在一种选择中，电源开关被禁用，以防止电源响应于电源开关致动而意外关闭。在另一种选择中，在由功率开关致动触发的倒计时定时器期满之后，电源的关闭不久。此选项中电源开关的后续启动会中止倒计时。在另一种选择中，在由电源开关致动触发的服务器操作系统的正常关闭完成之后马上关闭电源。在此选项中随后启动电源开关可立即关闭电源。

2. 发明授权

US5834856A Computer system comprising a method and apparatus for periodic testing of redundant devices 失效
标题翻译：计算机系统包括用于对冗余设备进行周期性测试的方法和装置
公开(公告)号：US5834856A
公开(公告)日：1998-11-10
申请号：US912877
申请日：1997-08-15
申请人： Siamak Tavallaei , Jeffrey S. Autor , An T. Vu , John S. Lacombe
发明人： Siamak Tavallaei , Jeffrey S. Autor , An T. Vu , John S. Lacombe
IPC分类号： G06F1/20 , G06F11/20 , G06F11/16
CPC分类号： G06F1/20 , G06F11/26 , G06F11/2015 , G06F11/2017 , G06F11/202 , G06F11/2089 , Y10T307/615 , Y10T307/865
摘要： A computer system or computer server system having redundant devices that are periodically checked in order to determine whether the redundant devices would be operational if the primary devices failed. The primary and redundant devices are in electrical communication with a controller circuit which, in turn, is responsive to a microprocessor and/or the computer's operating system. The primary and redundant devices can be hot-pluggable so that the computer system does not need to be powered down when and if the primary or redundant devices need to be replaced.
摘要翻译：具有周期性检查的冗余设备的计算机系统或计算机服务器系统，以便在主设备发生故障时确定冗余设备是否可操作。主设备和冗余设备与控制器电路电连通，控制器电路又响应于微处理器和/或计算机的操作系统。主设备和冗余设备可以热插拔，以便在需要更换主设备或冗余设备时，不需要关闭计算机系统。

3. 发明授权

US6055647A Method and apparatus for determining computer system power supply redundancy level 失效
标题翻译：用于确定计算机系统电源冗余级别的方法和装置
公开(公告)号：US6055647A
公开(公告)日：2000-04-25
申请号：US912184
申请日：1997-08-15
申请人： John S. Lacombe , Jose A. Santin , Siamak Tavallaei
发明人： John S. Lacombe , Jose A. Santin , Siamak Tavallaei
IPC分类号： G06F11/20 , G06F11/30 , G06F11/00
CPC分类号： G06F11/3051 , G06F11/2015 , G06F11/3058
摘要： Apparatus, and an associated method, for determining the level of power supply redundancy in a modular computer system. Determination of the level of power supply redundancy is made dynamically, during on-line operation of the computer system. Reconfiguration of the computer system, such as to increase the load which must be powered by modular power supply components, or removal or addition of power supply components to form portions of the computer system cause initiation of a new determination of the level of power supply redundancy. Indications of inadequate levels of power supply redundancy are provided to a user of the computer system so that corrective action can be taken.
摘要翻译：用于确定模块化计算机系统中的电源冗余度的装置和相关联的方法。在计算机系统的在线操作期间，动态地确定电源冗余度。计算机系统的重新配置，例如增加必须由模块化电源组件供电的负载，或移除或添加电源组件以形成计算机系统的一部分，引起新的电源冗余级别的确定。向计算机系统的用户提供不充分电源冗余的指示，从而可以采取纠正措施。

4. 发明授权

US6134579A Semaphore in system I/O space 失效
标题翻译：系统I / O空间中的信号量
公开(公告)号：US6134579A
公开(公告)日：2000-10-17
申请号：US911842
申请日：1997-08-15
申请人： Siamak Tavallaei , Jeffrey S. Autor
发明人： Siamak Tavallaei , Jeffrey S. Autor
IPC分类号： G06F15/177 , G06F9/46 , G06F13/362 , G06F9/00
CPC分类号： G06F9/52 , G06F2209/503
摘要： A computer system utilizing multiple processes includes a semaphore for controlling exclusive access of a single process to a selected resource. The semaphore is implemented in the system input/output and controlled, at least in part, by an application specific integrated circuit (ASIC). When a process is attempting to acquire an I/O resource, a read is sent to the semaphore. If the resource is available the semaphore will have a first value, and the semaphore will return that first value to the process indicating that the process has acquired the resource. The ASIC will then change the semaphore value to a second value. If the resource is not available the semaphore will have the second value, and the semaphore will return the second value to the process indicating that the resource is not available.
摘要翻译：利用多个进程的计算机系统包括用于控制单个进程对所选资源的独占访问的信号量。信号量在系统输入/输出中实现，至少部分地由专用集成电路（ASIC）控制。当进程尝试获取I / O资源时，会将读取信息发送到信号量。如果资源可用，则信号量将具有第一个值，并且信号量将返回该指示进程已获取资源的进程的第一个值。然后，ASIC将信号量值更改为第二个值。如果资源不可用，则信号量将具有第二个值，并且信号量将将第二个值返回给指示资源不可用的进程。

5. 发明授权

US07320086B2 Error indication in a raid memory system 失效
标题翻译：突袭存储系统中的错误指示
公开(公告)号：US07320086B2
公开(公告)日：2008-01-15
申请号：US11291243
申请日：2005-12-01
申请人： Tim Majni , Gary J. Piccirillo , John M. MacLaren , Robert A. Lester , John E. Larson , Jerome J. Johnson , Benjamin H. Clark , Patrick L. Ferguson , Siamak Tavallaei , Jeffrey S. Autor , Christian H. Post , Dan Fink , Jeffery Galloway , Bret D. Roscoe
发明人： Tim Majni , Gary J. Piccirillo , John M. MacLaren , Robert A. Lester , John E. Larson , Jerome J. Johnson , Benjamin H. Clark , Patrick L. Ferguson , Siamak Tavallaei , Jeffrey S. Autor , Christian H. Post , Dan Fink , Jeffery Galloway , Bret D. Roscoe
IPC分类号： G06F11/00
CPC分类号： G06F11/328 , G06F11/108 , G06F11/1092 , G06F2211/1052
摘要： A computer system includes a plurality of memory modules that contain semiconductor memory, such as DIMMs. The system includes a host/data controller that utilizes an XOR engine to store data and parity information in a striped fashion on the plurality of memory modules to create a redundant array of industry standard DIMMs (RAID). The host/data controller also interleaves data on a plurality of channels associated with each of the plurality of memory modules. The system implements error interrupt control, ECC error reporting, cartridge error power down procedures in response to command errors, storage of error information in unused segments of each DIMM, hot-pug procedure indicator and remote tagging capabilities of memory cartridges and DIMMs.
摘要翻译：计算机系统包括包含半导体存储器（诸如DIMM）的多个存储器模块。该系统包括主机/数据控制器，其利用XOR引擎以条带方式在多个存储器模块上存储数据和奇偶校验信息，以创建工业标准DIMM（RAID）的冗余阵列。主机/数据控制器还交织与多个存储器模块中的每一个相关联的多个通道上的数据。系统实施错误中断控制，ECC错误报告，响应命令错误的墨盒错误关闭程序，每个DIMM的未使用的段中的错误信息的存储，热插拔过程指示器和存储卡和DIMM的远程标记功能。

6. 发明授权

US07028213B2 Error indication in a raid memory system 有权
公开(公告)号：US07028213B2
公开(公告)日：2006-04-11
申请号：US09965883
申请日：2001-09-28
申请人： Tim Majni , Gary J. Piccirillo , John M. MacLaren , Robert A. Lester , John E. Larson , Jerome J. Johnson , Benjamin H. Clark , Patrick L. Ferguson , Siamak Tavallaei , Jeffrey S. Autor , Christian H. Post , Dan Fink , Jeffery Galloway , Bret D. Roscoe
发明人： Tim Majni , Gary J. Piccirillo , John M. MacLaren , Robert A. Lester , John E. Larson , Jerome J. Johnson , Benjamin H. Clark , Patrick L. Ferguson , Siamak Tavallaei , Jeffrey S. Autor , Christian H. Post , Dan Fink , Jeffery Galloway , Bret D. Roscoe
IPC分类号： G06F11/00
CPC分类号： G06F11/328 , G06F11/108 , G06F11/1092 , G06F2211/1052
摘要： A computer system includes a plurality of memory modules that contain semiconductor memory, such as DIMMs. The system includes a host/data controller that utilizes an XOR engine to store data and parity information in a striped fashion on the plurality of memory modules to create a redundant array of industry standard DIMMs (RAID). The host/data controller also interleaves data on a plurality of channels associated with each of the plurality of memory modules. The system implements error interrupt control, ECC error reporting, cartridge error power down procedures in response to command errors, storage of error information in unused segments of each DIMM, hot-pug procedure indicator and remote tagging capabilities of memory cartridges and DIMMs.

7. 发明授权

US6032271A Method and apparatus for identifying faulty devices in a computer system 失效
标题翻译：用于识别计算机系统中的故障设备的方法和装置
公开(公告)号：US6032271A
公开(公告)日：2000-02-29
申请号：US658750
申请日：1996-06-05
申请人： Alan L. Goodrum , Jeffrey S. Autor , Paul R. Culley , Joseph P. Miller , Siamak Tavallaei , Barry P. Basile , Elizabeth A. Richard , Eric E. Rose
发明人： Alan L. Goodrum , Jeffrey S. Autor , Paul R. Culley , Joseph P. Miller , Siamak Tavallaei , Barry P. Basile , Elizabeth A. Richard , Eric E. Rose
IPC分类号： G06F11/30 , G06F11/00 , G06F11/10 , G06F11/20 , G06F11/22 , G06F11/267 , G06F11/34
CPC分类号： G06F11/2005 , G06F11/2007 , G06F11/2012 , G06F11/2221 , G06F11/349 , G06F11/0757 , G06F11/10 , G06F11/221
摘要： A device causing a faulty condition in a computer system having devices is isolated by detecting for a faulty condition associated with the devices and identifying the device causing the faulty condition. The devices are coupled to a bus. The faulty condition includes a bus hang condition. The devices are turned off when a bus hang condition is detected. The devices are then turned back on to test the devices. Each device is tested by writing and reading its configuration space. Information on the bus associated with the faulty condition is stored. The stored information is retrieved after the faulty condition has occurred, with the stored information including address, data, and bus control information.
摘要翻译：在具有设备的计算机系统中导致故障状态的设备通过检测与设备相关联的故障状况并识别导致故障状态的设备而被隔离。这些设备耦合到总线。故障状况包括总线挂起状况。当检测到总线挂起状态时，这些设备被关闭。然后将设备重新打开以测试设备。每个设备都通过写入和读取其配置空间进行测试。存储与故障条件相关的总线上的信息。存储的信息在故障状态发生后被检索，存储的信息包括地址，数据和总线控制信息。

8. 发明授权

US6101459A System and associated method for cooling components within a computer system 失效
标题翻译：用于冷却计算机系统内部组件的系统和相关方法
公开(公告)号：US6101459A
公开(公告)日：2000-08-08
申请号：US912293
申请日：1997-08-15
申请人： Siamak Tavallaei , An T. Vu , Thomas T. Hardt , Wade D. Vinson , John S. Lacombe , James A. Mouton
发明人： Siamak Tavallaei , An T. Vu , Thomas T. Hardt , Wade D. Vinson , John S. Lacombe , James A. Mouton
IPC分类号： G06F1/20 , H05K7/20
CPC分类号： H05K7/20836 , G06F1/206
摘要： A cooling system for a high-end server includes four hot-pluggable fans plugged into a fan control board. The fans are arranged in two groups, with each group having two fans, one behind the other. One of the groups of fans is used to cool the processor boards and the other group is used to cool the system I/O board slots. Under normal operation, only one fan from each group is active, while the other fan freewheels, providing redundancy. A fan control board delivers power to each of the fans and further provides a signal, responsive to temperature sensors, to each of the fans to control their speeds. Each of the fans provides a fan fault signal and a fan not present signal to the fan control board. The temperature sensors are placed proximate the processors and I/O components to monitor the operating temperatures thereof, and communicate the respective temperatures back to the fan control board, via I.sup.2 C bus. An operating system is utilized to drive the fan controller but can be overridden by the fan controller during critical conditions. An air ramp is positioned between the processors to help direct the flow of air generated by the fans onto some of the processors. Additionally, each of the fans are configured with a quick installment device to facilitate single-hand insertion and removal of the fans from the computer system.
摘要翻译：高端服务器的冷却系统包括插入风扇控制板的四个热插拔风扇。球迷分为两组，每组有两个球迷，一组在后面。风扇组中的一个用于冷却处理器板，另一组用于冷却系统I / O板插槽。在正常运行状态下，每组只有一个风扇处于活动状态，而另一个风扇则自由运转，从而提供冗余。风扇控制板为每个风扇提供电力，并进一步向每个风扇提供响应于温度传感器的信号，以控制其速度。每个风扇都会向风扇控制板提供风扇故障信号和风扇不显示信号。温度传感器靠近处理器和I / O组件放置以监控其工作温度，并通过I2C总线将相应的温度传送回风扇控制板。使用操作系统来驱动风扇控制器，但在关键条件下可以被风扇控制器覆盖。处理器之间设置一个空气斜坡，以帮助将风扇产生的空气流引导到一些处理器上。此外，每个风扇都配置有快速安装装置，以便于从计算机系统单独插入和移除风扇。

9. 发明申请

US20110225353A1 REDUNDANT ARRAY OF INDEPENDENT DISKS (RAID) WRITE CACHE SUB-ASSEMBLY 审中-公开
标题翻译：独立磁盘冗余阵列（RAID）写入缓存子组件
公开(公告)号：US20110225353A1
公开(公告)日：2011-09-15
申请号：US13126141
申请日：2008-10-30
申请人： Robert C Elliott , Joseph E. Foster , Siamak Tavallaei
发明人： Robert C Elliott , Joseph E. Foster , Siamak Tavallaei
IPC分类号： G06F12/00 , G06F12/08
CPC分类号： G06F12/0804 , G06F2212/2022
摘要： In at least some embodiments, a computing system includes a processor and a communication bus external to the processor. The computing system also includes a Redundant Array of Independent Disks (RAID) write cache sub-assembly coupled to the communication bus, the RAID write cache sub-assembly having non-volatile memory.
摘要翻译：在至少一些实施例中，计算系统包括处理器和处理器外部的通信总线。计算系统还包括耦合到通信总线的独立磁盘冗余阵列（RAID）写高速缓存子组件，该RAID写高速缓存子组件具有非易失性存储器。

10. 发明申请

US20140211544A1 APPARATUS TO STORE DATA AND METHODS TO READ MEMORY CELLS 有权
标题翻译：存储数据的装置和读取记忆细胞的方法
公开(公告)号：US20140211544A1
公开(公告)日：2014-07-31
申请号：US14342431
申请日：2011-09-02
申请人： Siamak Tavallaei
发明人： Siamak Tavallaei
IPC分类号： G11C13/00
CPC分类号： G11C13/004 , G11C5/04 , G11C13/0007 , G11C13/0033 , G11C13/0069 , G11C2013/0045 , G11C2013/0047 , G11C2013/0073
摘要： Apparatus to store data and methods to read memory cells are disclosed. A disclosed example method involves, during a read cycle of a memory cell, applying a current across the memory cell to read a content of the memory cell. During a subsequent read cycle of the memory cell, a subsequent current is applied across the memory cell in the opposite direction to read the content of the memory cell.
摘要翻译：公开了存储用于读取存储器单元的数据和方法的装置。所公开的示例性方法涉及在存储器单元的读取周期期间，跨过存储器单元施加电流以读取存储器单元的内容。在存储器单元的随后的读取周期期间，沿相反方向跨越存储器单元施加随后的电流以读取存储器单元的内容。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式