专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08970565B2 Display driving circuit, display panel and display device 有权
标题翻译：显示驱动电路，显示面板和显示设备
公开(公告)号：US08970565B2
公开(公告)日：2015-03-03
申请号：US13378233
申请日：2010-03-18
申请人： Takuya Hachida , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama , Yasushi Sasaki
发明人： Takuya Hachida , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama , Yasushi Sasaki
IPC分类号： G06F3/038 , G09G3/36 , G11C19/28
CPC分类号： G11C19/28 , G09G3/3677 , G09G2310/063
摘要： A stage of the shift register has (i) a set-reset type flip-flop which receives an initialization signal and (ii) a signal generating circuit which receives a simultaneous selection signal and which generates an output signal by use of an output of the flip-flop. In at least one example embodiment, the output of the flip-flop becomes inactive regardless of whether a setting signal and a resetting signal are active or inactive, as long as the initialization signal is active. The initialization signal becomes active before the end of the simultaneous selection, and then becomes inactive after the end of the simultaneous selection. This makes it possible to stabilize operation of the shift register after the end of simultaneous selection of a plurality of signal lines carried out by the display driving circuit at a predetermined timing.
摘要翻译：移位寄存器的一级具有（i）接收初始化信号的设置复位型触发器，以及（ii）接收同时选择信号并且通过使用输出信号产生输出信号的信号发生电路拖鞋。在至少一个示例性实施例中，只要初始化信号有效，触发器的输出就会变得无效，而不管设置信号和复位信号是有效还是无效。初始化信号在同时选择结束之前变为有效，然后在同时选择结束后变为无效。这使得可以在预定定时同时选择由显示驱动电路执行的多条信号线结束之后稳定移位寄存器的操作。

2. 发明授权

US09047842B2 Shift register, display-driving circuit, displaying panel, and displaying device 有权
标题翻译：移位寄存器，显示驱动电路，显示面板和显示设备
公开(公告)号：US09047842B2
公开(公告)日：2015-06-02
申请号：US13377855
申请日：2010-03-18
申请人： Hiroyuki Ohkawa , Yasushi Sasaki , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama
发明人： Hiroyuki Ohkawa , Yasushi Sasaki , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama
IPC分类号： G09G3/36 , G06F3/038 , G09G5/00 , G11C19/28 , H03K3/356
CPC分类号： G09G3/3677 , G09G3/3614 , G09G3/3655 , G09G2310/0245 , G09G2310/0286 , G09G2310/063 , G09G2320/0233 , G09G2330/026 , G09G2330/027 , G11C19/28 , H03K3/356182
摘要： Disclosed is a shift register for use in a display driving circuit that simultaneously selects signal lines, including, in a stage thereof: a flip-flop including an initialization terminal; and a signal generating circuit that receives a simultaneous selection signal and that generates an output signal of the stage by use of an output of the flip-flop, wherein: the output signal of the stage becomes active due to an activation of the simultaneous selection signal so as to be active during a period of the simultaneous selection; the output of the flip-flop is non-active while the initialization terminal, a set terminal, and a reset terminal of the flip-flop; and the initialization terminal of the flip-flop receives the simultaneous selection signal. This shift register makes it possible to downsize various drivers.
摘要翻译：公开了一种在显示驱动电路中使用的移位寄存器，其同时选择信号线，其中包括：其包括初始化端子的触发器; 以及信号发生电路，其接收同时选择信号，并且通过使用所述触发器的输出来产生所述级的输出信号，其中：所述级的输出信号由于同时选择信号的激活而变为有效以便在同时选择期间活跃; 触发器的输出在触发器的初始化端子，设定端子和复位端子处于非有效状态; 并且触发器的初始化端子接收同时选择信号。该移位寄存器使得可以减小各种驱动程序的尺寸。

3. 发明授权

US09014326B2 Flip-flop, shift register, display drive circuit, display apparatus, and display panel 有权
标题翻译：触发器，移位寄存器，显示驱动电路，显示装置和显示面板
公开(公告)号：US09014326B2
公开(公告)日：2015-04-21
申请号：US13378214
申请日：2010-03-26
申请人： Yuhichiroh Murakami , Shige Furuta , Yasushi Sasaki , Makoto Yokoyama , Takahiro Yamaguchi
发明人： Yuhichiroh Murakami , Shige Furuta , Yasushi Sasaki , Makoto Yokoyama , Takahiro Yamaguchi
IPC分类号： H03K3/356 , G11C19/00 , G09G3/36 , G11C19/28
CPC分类号： G09G3/3677 , G09G3/3655 , G09G3/3688 , G09G2300/0876 , G09G2310/0286 , G11C19/28 , H03K3/356104
摘要： A flip-flop includes: a first, second, third, and fourth transistors; input terminals; and first and second output terminals, the first and second transistors constituting a first CMOS circuit such that gate terminals are connected and drain terminals are connected, the third and fourth transistors constituting a second CMOS circuit such that gate terminals are connected and drain terminals are connected, the first output terminal connected to a gate side of the first CMOS circuit and a drain side of the second CMOS circuit, the second output terminal connected to a gate side of the second CMOS circuit and a drain side of the first CMOS circuit, at least one input transistor included in the group of the first through fourth transistors, a source terminal of the input transistor being connected to one of the input terminals. This can provide a further compact flip-flop.
摘要翻译：触发器包括：第一，第二，第三和第四晶体管; 输入端子; 以及第一和第二输出端子，构成第一CMOS电路的第一和第二晶体管使得栅极端子连接并且漏极端子连接，第三和第四晶体管构成第二CMOS电路，使得栅极端子连接并且漏极端子被连接连接到第一CMOS电路的栅极侧的第一输出端子和第二CMOS电路的漏极侧，第二输出端子连接到第二CMOS电路的栅极侧和第一CMOS电路的漏极侧，包括在第一至第四晶体管组中的至少一个输入晶体管，输入晶体管的源极端子连接到输入端子之一。这可以提供更紧凑的触发器。

4. 发明授权

US08890856B2 Display driving circuit, display device and display driving method 有权
标题翻译：显示驱动电路，显示装置及显示驱动方式
公开(公告)号：US08890856B2
公开(公告)日：2014-11-18
申请号：US13375311
申请日：2010-02-24
申请人： Yasushi Sasaki , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama
发明人： Yasushi Sasaki , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama
IPC分类号： G09G5/00 , G09G3/36
CPC分类号： G09G3/3677 , G09G3/3614 , G09G3/3655 , G09G2300/0852 , G09G2300/0876 , G09G2310/0286
摘要： A display driving circuit that carries out CC driving is configured such that retaining circuits are provided in such a way as to correspond one-by-one to their respective stages of a shift register, that a polarity signal CMI is inputted to each of the latch circuits, that when an internal signal Mn generated by a shift register at the nth stage becomes active, a latch circuit corresponding to the nth stage loads and retains the polarity signal CMI, that an output signal SRBOn from the shift register at the nth stage is supplied as a scanning signal to a gate line connected to pixels corresponding to the (n+1)th stage, and that an output from latch circuit corresponding to the nth stage is supplied as CSOUTn to a CS bus line forming capacitors with pixel electrodes of pixels corresponding to the nth stage.
摘要翻译：执行CC驱动的显示驱动电路被配置为使得保持电路以与移位寄存器的各个级逐个对应的方式被提供，极性信号CMI被输入到每个锁存器电路，当第n级的移位寄存器产生的内部信号Mn变为有效时，对应于第n级的锁存电路加载并保持极性信号CMI，来自第n级的移位寄存器的输出信号SRB0n为作为扫描信号提供给连接到对应于第（n + 1）级的像素的栅极线，并且将与第n级相对应的锁存电路的输出作为CSOUTn提供给形成具有像素电极的电容器的CS总线对应于第n级的像素。

5. 发明授权

US08587572B2 Storage capacitor line drive circuit and display device 有权
标题翻译：存储电容线路驱动电路和显示装置
公开(公告)号：US08587572B2
公开(公告)日：2013-11-19
申请号：US12734376
申请日：2008-08-21
申请人： Yasushi Sasaki , Yuhichiroh Murakami , Makoto Yokoyama , Shige Furuta
发明人： Yasushi Sasaki , Yuhichiroh Murakami , Makoto Yokoyama , Shige Furuta
IPC分类号： G06F3/038 , G09G5/00 , G09G3/30 , G09G3/36
CPC分类号： G09G3/3655 , G09G3/3614 , G09G3/3677 , G09G2300/0876 , G09G2310/0286 , G09G2320/0209 , G09G2320/0219 , G11C19/184
摘要： In a storage capacitor line drive circuit driving a storage capacitor line of an active-matrix display device and driven by outputs of a scanning signal line drive circuit, at least one (VSS) of a high-potential supply voltage (VDD) and a low-potential supply voltage (VSS) differs from a supply voltage (GVSS) of a corresponding logical level of the scanning signal line drive circuit, the high-potential supply voltage and the low-potential supply voltage being used for generating a signal voltage of a preceding stage to an output stage. This makes it possible to achieve a storage capacitor line drive circuit capable of avoiding malfunctioning even in a case where the storage capacitor line drive circuit receives noise from a scanning signal line, and a display device including the storage capacitor line drive circuit.
摘要翻译：在驱动有源矩阵型显示装置的辅助电容线并由扫描信号线驱动电路的输出驱动的辅助电容线驱动电路中，高电位电源电压（VDD）和低电位电位电压（VSS）与扫描信号线驱动电路的相应逻辑电平的电源电压（GVSS）不同，高电位电源电压和低电位电源电压用于产生信号电压前一阶段到产出阶段。这使得即使在存储电容器线路驱动电路从扫描信号线接收到噪声的情况下也可以实现能够避免故障的存储电容器线路驱动电路，以及包括辅助电容线驱动电路的显示装置。

6. 发明申请

US20130100105A1 SIGNAL GENERATOR CIRCUIT, LIQUID CRYSTAL DISPLAY DEVICE 审中-公开
标题翻译：信号发生器电路，液晶显示装置
公开(公告)号：US20130100105A1
公开(公告)日：2013-04-25
申请号：US13806878
申请日：2011-06-23
申请人： Shige Furuta , Makoto Yokoyama , Yuhichiroh Murakami , Yasushi Sasaki
发明人： Shige Furuta , Makoto Yokoyama , Yuhichiroh Murakami , Yasushi Sasaki
IPC分类号： G09G3/36
CPC分类号： G09G3/3674 , G09G3/3614 , G09G3/3648 , G09G3/3655 , G09G3/3677
摘要： A signal generator circuit of the present invention is a signal generator circuit for use in a display device, the display device including (a) a pixel having a pixel electrode, (b) an electric conductor with which the pixel electrode forms a capacitor, (c) a data signal line driving circuit which outputs a data signal whose polarity is reversed for each n horizontal scanning period(s), where n is a natural number, and (d) a scanning signal line driving circuit which outputs scanning signals corresponding to respective stages, said signal generator circuit generating a drive signal supplied to the electric conductor, wherein: said signal generator circuit comprises flip flops corresponding to the respective stages, each flip flop including a gate circuit and a latch circuit; and in regard to one flip flop corresponding to one of the stages, (i) the gate circuit is supplied with a signal synchronized with a scanning signal corresponding to a preceding stage of the one of the stages, and a signal synchronized with a scanning signal corresponding to a subsequent stage of the one of the stages, (ii) the latch circuit is supplied with a polarity signal whose polarity is reversed for each n horizontal scanning period(s) via the gate circuit, and (iii) the drive signal of the one of the stages is generated in accordance with an output of the one flip flop. With the arrangement, it is possible to provide, with use of a simple configuration, a driver circuit for use in a liquid crystal display device which carries out CC (charge coupling) driving or COM driving.
摘要翻译：本发明的信号发生器电路是用于显示装置的信号发生器电路，该显示装置包括：（a）具有像素电极的像素，（b）像素电极与电容器形成的电导体; c）数据信号线驱动电路，其输出对于每个n个水平扫描周期的极性反转的数据信号，其中n是自然数，以及（d）扫描信号线驱动电路，其输出与所述信号发生器电路产生提供给所述电导体的驱动信号，其中：所述信号发生器电路包括对应于各个级的触发器，每个触发器包括门电路和锁存电路; 并且对于与其中一个级相对应的一个触发器，（i）门电路被提供与与该级中的一级的前级相对应的扫描信号同步的信号，以及与扫描信号同步的信号对应于所述一级的后续级，（ii）锁存电路经由门电路为每个n个水平扫描周期极性反转极性信号，以及（iii）驱动信号根据一个触发器的输出产生一个级。通过这种布置，可以使用简单的配置来提供用于执行CC（电荷耦合）驱动或COM驱动的液晶显示装置中的驱动电路。

7. 发明申请

US20120086686A1 DISPLAY DRIVING CIRCUIT, DISPLAY DEVICE AND DISPLAY DRIVING METHOD 有权
标题翻译：显示驱动电路，显示设备和显示驱动方法
公开(公告)号：US20120086686A1
公开(公告)日：2012-04-12
申请号：US13375311
申请日：2010-02-24
申请人： Yasushi Sasaki , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama
发明人： Yasushi Sasaki , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama
IPC分类号： G09G3/36 , G06F3/038
CPC分类号： G09G3/3677 , G09G3/3614 , G09G3/3655 , G09G2300/0852 , G09G2300/0876 , G09G2310/0286
摘要： A display driving circuit that carries out CC driving is configured such that retaining circuits are provided in such a way as to correspond one-by-one to their respective stages of a shift register, that a polarity signal CMI is inputted to each of the latch circuits, that when an internal signal Mn generated by a shift register at the nth stage becomes active, a latch circuit corresponding to the nth stage loads and retains the polarity signal CMI, that an output signal SRBOn from the shift register at the nth stage is supplied as a scanning signal to a gate line connected to pixels corresponding to the (n+1)th stage, and that an output from latch circuit corresponding to the nth stage is supplied as CSOUTn to a CS bus line forming capacitors with pixel electrodes of pixels corresponding to the nth stage.
摘要翻译：执行CC驱动的显示驱动电路被配置为使得保持电路以与移位寄存器的各个级逐个对应的方式被提供，极性信号CMI被输入到每个锁存器电路，当第n级的移位寄存器产生的内部信号Mn变为有效时，对应于第n级的锁存电路加载并保持极性信号CMI，来自第n级的移位寄存器的输出信号SRB0n为作为扫描信号提供给连接到与第（n + 1）级相对应的像素的栅极线，并且将与第n级对应的锁存电路的输出作为CSOUTn提供给形成具有像素电极的电容器的CS总线对应于第n级的像素。

8. 发明授权

US09070471B2 Shift register, display-driving circuit, displaying panel, and displaying device 有权
标题翻译：移位寄存器，显示驱动电路，显示面板和显示设备
公开(公告)号：US09070471B2
公开(公告)日：2015-06-30
申请号：US13377838
申请日：2010-03-18
申请人： Shige Furuta , Makoto Yokoyama , Yasushi Sasaki , Yuhichiroh Murakami
发明人： Shige Furuta , Makoto Yokoyama , Yasushi Sasaki , Yuhichiroh Murakami
IPC分类号： G09G3/36 , G06F3/038 , G11C19/28
CPC分类号： G11C19/28 , G09G3/3677 , G09G2310/063
摘要： Provided is a shift register of a display-driving circuit which carries out simultaneous selection of a plurality of signal lines by using a simultaneous selection signal. A stage of the shift register includes (i) a set-reset type flip-flop and (ii) a signal generating circuit which generates an output signal of the stage by selectively outputting a signal in response to an output of the flip-flop. The output signal of the stage (i) becomes active due to an activation of the simultaneous selection signal and then (ii) remains active while the simultaneous selection is being performed, and the output from the flip-flop is inactive during a period in which a setting signal and a resetting signal are both being active. This makes it possible to quickly carry out the simultaneous selection of all the signal lines and the initialization of the shift register.
摘要翻译：提供了一种显示驱动电路的移位寄存器，其通过使用同时选择信号来执行多个信号线的同时选择。移位寄存器的一级包括（i）设置复位型触发器和（ii）信号发生电路，其通过响应于触发器的输出选择性地输出信号来产生该级的输出信号。由于同时选择信号的激活，阶段（i）的输出信号变为有效，然后（ii）在执行同时选择时保持有效，并且触发器的输出在其中设定信号和复位信号均处于活动状态。这使得可以快速地执行所有信号线的同时选择和移位寄存器的初始化。

9. 发明申请

US20120105395A1 DISPLAY DRIVING CIRCUIT, DISPLAY PANEL AND DISPLAY DEVICE 有权
标题翻译：显示驱动电路，显示面板和显示设备
公开(公告)号：US20120105395A1
公开(公告)日：2012-05-03
申请号：US13378233
申请日：2010-03-18
申请人： Takuya Hachida , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama , Yasushi Sasaki
发明人： Takuya Hachida , Yuhichiroh Murakami , Shige Furuta , Makoto Yokoyama , Yasushi Sasaki
IPC分类号： G09G3/36 , G06F3/038
CPC分类号： G11C19/28 , G09G3/3677 , G09G2310/063
摘要： A stage of the shift register has (i) a set-reset type flip-flop which receives an initialization signal and (ii) a signal generating circuit which receives a simultaneous selection signal and which generates an output signal by use of an output of the flip-flop. In at least one example embodiment, the output of the flip-flop becomes inactive regardless of whether a setting signal and a resetting signal are active or inactive, as long as the initialization signal is active. The initialization signal becomes active before the end of the simultaneous selection, and then becomes inactive after the end of the simultaneous selection. This makes it possible to stabilize operation of the shift register after the end of simultaneous selection of a plurality of signal lines carried out by the display driving circuit at a predetermined timing.
摘要翻译：移位寄存器的一级具有（i）接收初始化信号的设置复位型触发器，以及（ii）接收同时选择信号并且通过使用输出信号产生输出信号的信号发生电路拖鞋。在至少一个示例性实施例中，只要初始化信号有效，触发器的输出就会变得无效，而不管设置信号和复位信号是有效还是无效。初始化信号在同时选择结束之前变为有效，然后在同时选择结束后变为无效。这使得可以在预定定时同时选择由显示驱动电路执行的多条信号线结束之后稳定移位寄存器的操作。

10. 发明申请

US20120092323A1 Flip-Flop, Shift Register, Display Drive Circuit, Display Apparatus, And Display Panel 有权
标题翻译：触发器，移位寄存器，显示驱动电路，显示设备和显示面板
公开(公告)号：US20120092323A1
公开(公告)日：2012-04-19
申请号：US13378214
申请日：2010-03-26
申请人： Yuhichiroh Murakami , Shige Furuta , Yasushi Sasaki , Makoto Yokoyama , Takahiro Yamaguchi
发明人： Yuhichiroh Murakami , Shige Furuta , Yasushi Sasaki , Makoto Yokoyama , Takahiro Yamaguchi
IPC分类号： G09G5/00 , H03K3/356
CPC分类号： G09G3/3677 , G09G3/3655 , G09G3/3688 , G09G2300/0876 , G09G2310/0286 , G11C19/28 , H03K3/356104
摘要： A flip-flop includes: a first, second, third, and fourth transistors; input terminals; and first and second output terminals, the first and second transistors constituting a first CMOS circuit such that gate terminals are connected and drain terminals are connected, the third and fourth transistors constituting a second CMOS circuit such that gate terminals are connected and drain terminals are connected, the first output terminal connected to a gate side of the first CMOS circuit and a drain side of the second CMOS circuit, the second output terminal connected to a gate side of the second CMOS circuit and a drain side of the first CMOS circuit, at least one input transistor included in the group of the first through fourth transistors, a source terminal of the input transistor being connected to one of the input terminals. This can provide a further compact flip-flop.
摘要翻译：触发器包括：第一，第二，第三和第四晶体管; 输入端子; 以及第一和第二输出端子，构成第一CMOS电路的第一和第二晶体管使得栅极端子连接并且漏极端子连接，第三和第四晶体管构成第二CMOS电路，使得栅极端子连接并且漏极端子被连接连接到第一CMOS电路的栅极侧的第一输出端子和第二CMOS电路的漏极侧，第二输出端子连接到第二CMOS电路的栅极侧和第一CMOS电路的漏极侧，包括在第一至第四晶体管组中的至少一个输入晶体管，输入晶体管的源极端子连接到输入端子之一。这可以提供更紧凑的触发器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式