会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Method for manufacturing single-sided buried strap in semiconductor devices
    • 在半导体器件中制造单面埋入带的方法
    • US07078307B2
    • 2006-07-18
    • US10940761
    • 2004-09-15
    • Shian-Jyh LinChia-Sheng Yu
    • Shian-Jyh LinChia-Sheng Yu
    • H01L21/20
    • H01L27/10867
    • A method for manufacturing a single-ended buried strap used in semiconductor devices is disclosed. According to the present invention, a trench capacitor structure is formed in a semiconductor substrate, wherein the trench capacitor structure has a contact surface lower than a surface of the semiconductor substrate such that a recess is formed. Then, an insulative layer is formed on a sidewall of the recess. Next, impurities are implanted into a portion of the insulative layer, and the impurity-containing insulative layer is thereafter removed such that at least a portion of the contact surface and a portion of sidewall of the recess are exposed. A buried strap is sequentially formed on the exposed sidewall of the recess to be in contact with the exposed contact surface.
    • 公开了一种制造半导体器件中使用的单端掩埋带的方法。 根据本发明,在半导体衬底中形成沟槽电容器结构,其中沟槽电容器结构具有比半导体衬底的表面低的接触表面,从而形成凹部。 然后,在凹部的侧壁上形成绝缘层。 接下来,将杂质注入到绝缘层的一部分中,然后去除含杂质的绝缘层,使得接触表面的至少一部分和凹部的侧壁的一部分露出。 在凹部的暴露的侧壁上依次形成埋设的带子,以与暴露的接触表面接触。
    • 4. 发明申请
    • TRENCH CAPACITOR STRUCTURE
    • TRENCH电容结构
    • US20050116275A1
    • 2005-06-02
    • US10707264
    • 2003-12-02
    • Shian-Jyh LinSam LiaoChia-Sheng Yu
    • Shian-Jyh LinSam LiaoChia-Sheng Yu
    • H01L21/334H01L21/8242H01L27/108H01L29/94
    • H01L27/1087H01L27/10829H01L29/66181H01L29/945
    • Afin-type trench capacitor structure includes a buried plate diffused into a silicon substrate. The buried plate, which surrounds a bottle-shaped lower portion of the trench capacitor structure, is electrically connected to an upwardly extending annular poly electrode, thereby enabling the buried plate and the annular poly electrode to constitute a large-area capacitor electrode of the trench capacitor structure. A capacitor storage node consisting of a surrounding conductive layer, a central conductive layer and a collar conductive layer encompasses the upwardly extending annular poly electrode. A first capacitor dielectric layer isolates the capacitor storage node from the buried plate. A second capacitor dielectric layer and a third capacitor dielectric layer isolate the upwardly extending annular poly electrode from the capacitor storage node.
    • Afin型沟槽电容器结构包括扩散到硅衬底中的掩埋板。 包围沟槽电容器结构的瓶形下部的掩埋板电连接到向上延伸的环状聚电极,从而使掩埋板和环形聚电极能够构成沟槽的大面积电容器电极 电容器结构。 由周围的导电层,中心导电层和环状导电层组成的电容器存储节点包围向上延伸的环形多晶电极。 第一电容器电介质层将电容器存储节点与掩埋板隔离。 第二电容器电介质层和第三电容器介电层将电容器存储节点上的向上延伸的环形多晶硅电极隔离。
    • 5. 发明申请
    • Method for manufacturing single-sided buried strap in semiconductor devices
    • 在半导体器件中制造单面埋入带的方法
    • US20050164446A1
    • 2005-07-28
    • US10940761
    • 2004-09-15
    • Shian-Jyh LinChia-Sheng Yu
    • Shian-Jyh LinChia-Sheng Yu
    • H01L21/306H01L21/768H01L21/8234H01L21/8242H01L21/8244
    • H01L27/10867
    • A method for manufacturing a single-ended buried strap used in semiconductor devices is disclosed. According to the present invention, a trench capacitor structure is formed in a semiconductor substrate, wherein the trench capacitor structure has a contact surface lower than a surface of the semiconductor substrate such that a recess is formed. Then, an insulative layer is formed on a sidewall of the recess. Next, impurities are implanted into a portion of the insulative layer, and the impurity-containing insulative layer is thereafter removed such that at least a portion of the contact surface and a portion of sidewall of the recess are exposed. A buried strap is sequentially formed on the exposed sidewall of the recess to be in contact with the exposed contact surface.
    • 公开了一种制造半导体器件中使用的单端掩埋带的方法。 根据本发明,在半导体衬底中形成沟槽电容器结构,其中沟槽电容器结构具有比半导体衬底的表面低的接触表面,从而形成凹部。 然后,在凹部的侧壁上形成绝缘层。 接下来,将杂质注入到绝缘层的一部分中,然后去除含杂质的绝缘层,使得接触表面的至少一部分和凹部的侧壁的一部分露出。 在凹部的暴露的侧壁上依次形成埋设的带子,以与暴露的接触表面接触。
    • 6. 发明授权
    • Trench capacitor structure
    • 沟槽电容器结构
    • US06989561B2
    • 2006-01-24
    • US10707264
    • 2003-12-02
    • Shian-Jyh LinSam LiaoChia-Sheng Yu
    • Shian-Jyh LinSam LiaoChia-Sheng Yu
    • H01L27/108
    • H01L27/1087H01L27/10829H01L29/66181H01L29/945
    • Afin-type trench capacitor structure includes a buried plate diffused into a silicon substrate. The buried plate, which surrounds a bottle-shaped lower portion of the trench capacitor structure, is electrically connected to an upwardly extending annular poly electrode, thereby enabling the buried plate and the annular poly electrode to constitute a large-area capacitor electrode of the trench capacitor structure. A capacitor storage node consisting of a surrounding conductive layer, a central conductive layer and a collar conductive layer encompasses the upwardly extending annular poly electrode. A first capacitor dielectric layer isolates the capacitor storage node from the buried plate. A second capacitor dielectric layer and a third capacitor dielectric layer isolate the upwardly extending annular poly electrode from the capacitor storage node.
    • Afin型沟槽电容器结构包括扩散到硅衬底中的掩埋板。 包围沟槽电容器结构的瓶形下部的掩埋板电连接到向上延伸的环状聚电极,从而使掩埋板和环形聚电极能够构成沟槽的大面积电容器电极 电容器结构。 由周围的导电层,中心导电层和环状导电层组成的电容器存储节点包围向上延伸的环状多晶电极。 第一电容器电介质层将电容器存储节点与掩埋板隔离。 第二电容器电介质层和第三电容器介电层将电容器存储节点上的向上延伸的环形多晶硅电极隔离。
    • 7. 发明授权
    • Method for forming self-aligned contact in semiconductor device
    • 在半导体器件中形成自对准接触的方法
    • US07094672B2
    • 2006-08-22
    • US10940772
    • 2004-09-15
    • Meng-Hung ChenShian-Jyh LinChia-Sheng Yu
    • Meng-Hung ChenShian-Jyh LinChia-Sheng Yu
    • H01L21/4763
    • H01L21/76897
    • A method for forming a self-aligned contact on a semiconductor substrate provided with a plurality of field-effect transistors. The method includes the steps of forming a first insulating layer that includes a nitride along a profile of a gate structure and a junction region, forming a temporary layer that has a doped oxide on the first insulting layer, removing a portion of the temporary layer by performing a selective etch of the oxide with a mask while leaving a plug portion of the temporary layer over the junction region, forming a second insulting layer that has an undoped oxide in a region where the portion of the temporary layer is removed, removing the plug portion by performing a selective etch of the undoped oxide to form a contact hole, removing a portion of the first insulating layer at a bottom of the contact hole, and forming a conductive contact ins the contact hole.
    • 一种用于在设置有多个场效应晶体管的半导体衬底上形成自对准接触的方法。 该方法包括以下步骤:沿栅极结构和结区域的轮廓形成包括氮化物的第一绝缘层,在第一绝缘层上形成具有掺杂氧化物的临时层,通过以下步骤除去临时层的一部分: 用掩模进行氧化物的选择性蚀刻,同时将临时层的插塞部分留在接合区域上,形成在临时层的部分被去除的区域中具有未掺杂氧化物的第二绝缘层,去除插塞 通过对未掺杂的氧化物进行选择性蚀刻以形成接触孔,在接触孔的底部除去第一绝缘层的一部分,以及在接触孔中形成导电接触。
    • 10. 发明申请
    • Method for forming self-aligned contact in semiconductor device
    • 在半导体器件中形成自对准接触的方法
    • US20050239282A1
    • 2005-10-27
    • US10940772
    • 2004-09-15
    • Meng-Hung ChenShian-Jyh LinChia-Sheng Yu
    • Meng-Hung ChenShian-Jyh LinChia-Sheng Yu
    • H01L21/4763H01L21/60
    • H01L21/76897
    • A method for forming a self-aligned contact on a semiconductor substrate provided with a plurality of field-effect transistors. The method comprises the steps of forming a first insulating layer comprising a nitride along a profile of a gate structure and a junction region, forming a temporary layer comprising a doped oxide on the first insulating layer, removing a portion of the temporary layer by performing a selective etch of the oxide with a mask while leaving a plug portion of the temporary layer over the junction region, forming a second insulating layer comprising an undoped oxide in a region where the portion of the temporary layer is removed, removing the plug portion by performing a selective etch of the undoped oxide to form a contact hole, removing a portion of the first insulating layer at a bottom of the contact hole, and forming a conductive contact in the contact hole.
    • 一种用于在设置有多个场效应晶体管的半导体衬底上形成自对准接触的方法。 该方法包括以下步骤:沿着栅极结构和结区的轮廓形成包括氮化物的第一绝缘层,在第一绝缘层上形成包括掺杂氧化物的临时层,通过执行临时层去除一部分临时层 用掩模选择性地蚀刻氧化物,同时将临时层的插塞部分留在接合区域上,形成第二绝缘层,该第二绝缘层包括去除部分临时层的区域中的未掺杂的氧化物,通过执行 对未掺杂的氧化物进行选择性蚀刻以形成接触孔,在接触孔的底部除去第一绝缘层的一部分,以及在接触孔中形成导电接触。