会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • OPTICAL WAVEGUIDE DEVICE
    • 光波器件
    • US20080080824A1
    • 2008-04-03
    • US11857262
    • 2007-09-18
    • Suntak ParkSeok Ho SongHyong Sik WonMyung-Hyun LeeJung Jin JuMin-su KimJin Tae KimSeung Koo Park
    • Suntak ParkSeok Ho SongHyong Sik WonMyung-Hyun LeeJung Jin JuMin-su KimJin Tae KimSeung Koo Park
    • G02B6/036
    • G02B6/1226B82Y20/00
    • Provided is an optical waveguide device including: a core having a stacked structure of at least three layers in which first thin films having a finite width and thickness and formed of a material having a relatively high electric conductivity and a second thin film having the same width as the first thin films and formed of a material having a lower conductivity than the material forming the first thin films are stacked in sequence, the first thin films being disposed in a first layer and an uppermost layer and adjacent to each other for interaction of surface plasmons; and a clad disposed around the core and formed of a material having a lower conductivity than the material forming the first thin films and a higher refractive index than the material forming the second thin film. The thin metal films of at least two layers having a high electric conductivity in the optical waveguide device can generate a combined surface plasmon mode and propagate the generated surface plasmon mode in the length direction of the thin metal films. Thus, a propagated signal suffers from a smaller propagation loss than a surface plasmon mode supported by a single thin film.
    • 本发明提供一种光波导装置,其特征在于,包括:具有层叠结构的至少3层的芯,其中具有有限宽度和厚度的第一薄膜由具有较高导电性的材料形成,并且具有相同宽度的第二薄膜 因为第一薄膜并且由具有比形成第一薄膜的材料的导电性低的材料形成的材料依次层叠,所以第一薄膜被布置在第一层和最上层中并且彼此相邻以相互作用 等离子体激元 以及围绕芯部设置的包层,其由比形成第一薄膜的材料低的导电性材料形成,并且比形成第二薄膜的材料具有更高的折射率。 在光波导器件中具有高电导率的至少两层的金属薄膜可以产生组合的表面等离子体激元模式,并且在薄金属薄膜的长度方向上传播产生的表面等离子体激元模式。 因此,传播信号比由单个薄膜支持的表面等离子体模式传播损耗更小。
    • 4. 发明申请
    • OPTICAL TOUCH SCREEN PANEL
    • 光触摸屏面板
    • US20120146954A1
    • 2012-06-14
    • US13301813
    • 2011-11-22
    • Suntak PARKSeung Koo ParkJung Jin JuMin-su KimJin Tae KimKi Uk Kyung
    • Suntak PARKSeung Koo ParkJung Jin JuMin-su KimJin Tae KimKi Uk Kyung
    • G06F3/042
    • G06F3/0421
    • Disclosed is an optical touch screen panel including: a light source unit to generate light parallel with a horizontal axis or a vertical axis of a touch screen; a first beam deflector to increase the width of the light parallel with the horizontal axis to be matched with the width of the horizontal-axis of the touch screen, or increase the width of the parallel light parallel with the vertical axis to be matched with the width of the vertical-axis of the touch screen in order to reflect the parallel light having the increased width; a second beam deflector to reduce the width of the parallel light incident from the first beam deflector in order to reflect the parallel light having the reduced width; and a photodetector unit to sense a touched position of an object on the horizontal-axis or the vertical-axis of the touch screen.
    • 公开了一种光学触摸屏面板,包括:光源单元,用于产生与触摸屏的水平轴或垂直轴平行的光; 第一光束偏转器,用于增加与水平轴平行的光的宽度以与触摸屏的水平轴的宽度相匹配,或者增加与垂直轴平行的平行光的宽度,使其与 为了反射具有增加的宽度的平行光,触摸屏的垂直轴的宽度; 第二光束偏转器,用于减小从第一光束偏转器入射的平行光的宽度,以便反射具有减小的宽度的平行光; 以及光电检测器单元,用于感测物体在触摸屏的水平轴或垂直轴上的触摸位置。
    • 7. 发明授权
    • Sense amplifier having synchronous reset or asynchronous reset capability
    • 具有同步复位或异步复位功能的感应放大器
    • US06972601B2
    • 2005-12-06
    • US10627855
    • 2003-07-25
    • Min-su Kim
    • Min-su Kim
    • G01R19/00G11C7/06H03F3/45H03K3/356
    • H03K3/356191G11C7/062H03K3/356182
    • A sense amplifier having a synchronous reset capability or an asynchronous reset capability, which is readily implemented and has high speed, is provided. The sense amplifier includes a first sense-amplifying unit which sense-amplifies an input signal in response to a clock signal and generates an output signal, and a second sense-amplifying unit which sense-amplifies a complementary signal of the input signal in response to the clock signal and generates a complementary signal of the output signal. The sense amplifier further includes a first controller which is connected to the first sense-amplifying unit and sets the output signal in response to a reset signal and an inverted signal of the reset signal, and a second controller which is connected to the second sense-amplifying unit and resets the complementary signal of the output signal in response to the reset signal and the inverted signal of the reset signal.
    • 提供具有同步复位能力或异步复位能力的读出放大器,其易于实现并且具有高速度。 感测放大器包括:第一感测放大单元,其响应于时钟信号来感测放大输入信号并产生输出信号;以及第二感测放大单元,其响应于所述输入信号而对输入信号的互补信号进行感测放大 时钟信号并产生输出信号的互补信号。 感测放大器还包括第一控制器,其连接到第一感测放大单元,并且响应于复位信号和复位信号的反相信号设置输出信号;以及第二控制器,其连接到第二感测放大单元, 放大单元,并且响应于复位信号和复位信号的反相信号复位输出信号的互补信号。
    • 8. 发明申请
    • High speed flip-flops and complex gates using the same
    • 高速触发器和使用相同的复合门
    • US20050225372A1
    • 2005-10-13
    • US11095187
    • 2005-03-31
    • Min-su Kim
    • Min-su Kim
    • H03K3/3562H03K3/012H03K3/037H03K3/289H03K3/356H03K5/1532H03K19/096H03K19/20
    • H03K3/012H03K3/356121H03K3/356191H03K19/20
    • In high-speed flip-flops and complex gates using the same, the flip-flop includes a first PMOS transistor and second and third NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the first PMOS transistor and the second NMOS transistor are connected to input data. A gate of the third NMOS transistor is connected to a clock pulse signal. A logic level of a first intermediate node between the first PMOS transistor and the second NMOS transistor is latched by a first latch. The flip-flop further includes a fourth PMOS transistor and fifth and sixth NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the fourth PMOS transistor and the fifth NMOS transistor are connected to the first intermediate node. A gate of the sixth NMOS transistor is connected to the clock pulse signal. A logic level of a second intermediate node between the fourth PMOS transistor and the fifth NMOS transistor is latched by a second latch. Accordingly, intermediate nodes of the flip-flops are connected to ground voltages via two NMOS transistors upon logic level switching, rather than three or more, so that the switching time of the device is shortened.
    • 在使用其的高速触发器和复合栅极中,触发器包括串联连接在电源电压和接地电压之间的第一PMOS晶体管和第二和第三NMOS晶体管。 第一PMOS晶体管和第二NMOS晶体管的栅极连接到输入数据。 第三NMOS晶体管的栅极连接到时钟脉冲信号。 第一PMOS晶体管和第二NMOS晶体管之间的第一中间节点的逻辑电平由第一锁存器锁存。 触发器还包括串联连接在电源电压和接地电压之间的第四PMOS晶体管和第五和第六NMOS晶体管。 第四PMOS晶体管和第五NMOS晶体管的栅极连接到第一中间节点。 第六个NMOS晶体管的栅极连接到时钟脉冲信号。 第四PMOS晶体管和第五NMOS晶体管之间的第二中间节点的逻辑电平由第二锁存器锁存。 因此,触发器的中间节点在逻辑电平切换而不是三个或更多时通过两个NMOS晶体管连接到接地电压,从而缩短了器件的切换时间。
    • 10. 发明申请
    • HIGH SPEED FLIP-FLOPS AND COMPLEX GATES USING THE SAME
    • US20080061853A1
    • 2008-03-13
    • US11926664
    • 2007-10-29
    • Min-su Kim
    • Min-su Kim
    • H03K3/356H03K19/0175
    • H03K3/012H03K3/356121H03K3/356191H03K19/20
    • In high-speed flip-flops and complex gates using the same, the flip-flop includes a first PMOS transistor and second and third NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the first PMOS transistor and the second NMOS transistor are connected to input data. A gate of the third NMOS transistor is connected to a clock pulse signal. A logic level of a first intermediate node between the first PMOS transistor and the second NMOS transistor is latched by a first latch. The flip-flop further includes a fourth PMOS transistor and fifth and sixth NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the fourth PMOS transistor and the fifth NMOS transistor are connected to the first intermediate node. A gate of the sixth NMOS transistor is connected to the clock pulse signal. A logic level of a second intermediate node between the fourth PMOS transistor and the fifth NMOS transistor is latched by a second latch. Accordingly, intermediate nodes of the flip-flops are connected to ground voltages via two NMOS transistors upon logic level switching, rather than three or more, so that the switching time of the device is shortened.