会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Inverter
    • 逆变器
    • US07687807B2
    • 2010-03-30
    • US11834044
    • 2007-08-06
    • Jae Bon KooSeong Hyun KimKyung Soo SuhChan Hoe KuSang Chul LimJung Hun Lee
    • Jae Bon KooSeong Hyun KimKyung Soo SuhChan Hoe KuSang Chul LimJung Hun Lee
    • H01L31/00
    • H01L27/281H01L27/283
    • Provided are a structure and fabricating method of a new inverter for controlling a threshold voltage of each location when an inverter circuit is manufactured using an organic semiconductor on a plastic substrate.In general, p-type organic semiconductor is stable. Accordingly, when the inverter is formed of only the p-type semiconductor, a D-inverter composed of a depletion load and an enhancement driver has large gains, wide swing width and low power consumption, which is more preferable than an E-inverter composed of an enhancement load and an enhancement driver. However, it is impossible to form a depletion transistor and an enhancement transistor on the same substrate while controlling them by locations.To overcome such a difficulty, the structure of the inverter in which a bottom gate organic semiconductor transistor showing enhancement type characteristics is used as a driver transistor, and a top gate organic semiconductor transistor showing depletion type characteristics is used as a load transistor, and a manufacturing method thereof are proposed. According to this structure, a passivation effect of an organic semiconductor may be additionally obtained by a second insulating layer and a second gate electrode material which are on top of the organic semiconductor, and a high degree of integration may also be improved.
    • 提供了当在塑料基板上使用有机半导体制造逆变器电路时,用于控制每个位置的阈值电压的新型逆变器的结构和制造方法。 通常,p型有机半导体是稳定的。 因此,当逆变器仅由p型半导体形成时,由耗尽负载和增强型驱动器构成的D逆变器具有大的增益,宽的摆幅宽度和低功耗,这比组成的E变换器更优选 的增强负载和增强驱动器。 然而,不可能在相同的衬底上形成耗尽晶体管和增强晶体管,同时通过位置来控制它们。 为了克服这样的困难,将使用显示增强型特性的底栅有机半导体晶体管作为驱动晶体管的逆变器的结构和显示耗尽型特性的顶栅有机半导体晶体管用作负载晶体管,并且 提出了其制造方法。 根据该结构,可以通过位于有机半导体顶部的第二绝缘层和第二栅极电极材料另外获得有机半导体的钝化效果,并且还可以提高高集成度。
    • 3. 发明授权
    • Organic inverter including surface-treated layer and method of manufacturing the same
    • 有机逆变器包括表面处理层及其制造方法
    • US08039295B2
    • 2011-10-18
    • US12906457
    • 2010-10-18
    • Jae Bon KooKyung Soo SuhSeong Hyun Kim
    • Jae Bon KooKyung Soo SuhSeong Hyun Kim
    • H01L51/40
    • H01L27/283H01L51/0545
    • An organic inverter and a method of manufacturing the same are provided, which regulates threshold voltages depending on positions when an inverter circuit is manufactured on a substrate using an organic semiconductor. To form a depletion load transistor and an enhancement driver transistor at adjacent positions of the same substrate, the surface of the substrate is selectively treated by positions or selectively applied by self-assembly monolayer treatment. Thus, a D-inverter having a combination of a depletion mode and an enhancement mode is more easily realized than a conventional method using a transistor size effect. Also, the D-inverter can be realized even with the same W/L ratio, thereby increasing integration density. That is, the W/L ratio does not need to be increased to manufacture a depletion load transistor, thereby improving integration density.
    • 提供一种有机逆变器及其制造方法,其根据使用有机半导体在基板上制造逆变器电路时的位置来调节阈值电压。 为了在同一衬底的相邻位置处形成耗尽负载晶体管和增强驱动晶体管,衬底的表面通过位置选择性地处理或通过自组装单层处理选择性地施加。 因此,与使用晶体管尺寸效应的传统方法相比,更容易实现具有耗尽模式和增强模式的组合的D逆变器。 此外,即使以相同的W / L比率也能够实现D逆变器,从而提高集成密度。 也就是说,不需要增加W / L比来制造耗尽负载晶体管,从而提高集成密度。
    • 4. 发明授权
    • Organic inverter including surface-treated layer and method of manufacturing the same
    • 有机逆变器包括表面处理层及其制造方法
    • US07842952B2
    • 2010-11-30
    • US11931461
    • 2007-10-31
    • Jae Bon KooKyung Soo SuhSeong Hyun Kim
    • Jae Bon KooKyung Soo SuhSeong Hyun Kim
    • H01L31/00
    • H01L27/283H01L51/0545
    • An organic inverter and a method of manufacturing the same are provided, which regulates threshold voltages depending on positions when an inverter circuit is manufactured on a substrate using an organic semiconductor. To form a depletion load transistor and an enhancement driver transistor at adjacent positions of the same substrate, the surface of the substrate is selectively treated by positions or selectively applied by self-assembly monolayer treatment. Thus, a D-inverter having a combination of a depletion mode and an enhancement mode is more easily realized than a conventional method using a transistor size effect. Also, the D-inverter can be realized even with the same W/L ratio, thereby increasing integration density. That is, the W/L ratio does not need to be increased to manufacture a depletion load transistor, thereby improving integration density.
    • 提供一种有机逆变器及其制造方法,其根据使用有机半导体在基板上制造逆变器电路时的位置来调节阈值电压。 为了在同一衬底的相邻位置处形成耗尽负载晶体管和增强驱动晶体管,衬底的表面通过位置选择性地处理或通过自组装单层处理选择性地施加。 因此,与使用晶体管尺寸效应的传统方法相比,更容易实现具有耗尽模式和增强模式的组合的D逆变器。 此外,即使以相同的W / L比率也能够实现D逆变器,从而提高集成密度。 也就是说,不需要增加W / L比来制造耗尽负载晶体管,从而提高集成密度。
    • 9. 发明申请
    • MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
    • 半导体器件的制造方法
    • US20110092032A1
    • 2011-04-21
    • US12766958
    • 2010-04-26
    • Jae Bon KooSeung Youl Kang
    • Jae Bon KooSeung Youl Kang
    • H01L21/336
    • H01L29/78603H01L21/84
    • Provided is a manufacturing methods of a semiconductor device. The methods includes: forming an active layer on a first substrate; bonding a top surface of the active layer with a second substrate and separating the active layer from the first substrate; forming conductive impurity regions corresponding to source and drain regions of the active layer bonded on the second substrate; bonding a third substrate on a bottom surface of the active layer and removing the second substrate; and forming a gate electrode on a top between the conductive impurity regions of the active layer bonded on the third substrate and forming source and drain electrodes on the conductive impurity regions.
    • 提供半导体器件的制造方法。 所述方法包括:在第一基板上形成有源层; 将有源层的顶表面与第二衬底结合并将有源层与第一衬底分离; 形成对应于结合在所述第二基板上的所述有源层的源区和漏区的导电杂质区; 将第三衬底接合在有源层的底表面上并移除第二衬底; 以及在结合在第三基板上的有源层的导电杂质区之间的顶部上形成栅电极,并在导电杂质区上形成源电极和漏电极。