会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • Reconfigurable floating point filter
    • 可重构浮点滤波器
    • US20070211068A1
    • 2007-09-13
    • US11375174
    • 2006-03-13
    • Steven SpanglerBenjamin Pletcher
    • Steven SpanglerBenjamin Pletcher
    • G09G5/00
    • G06T3/40
    • Apparatus, systems and methods for implementing a reconfigurable floating point data filter are disclosed. For example, a method is disclosed, the method including configuring a texture filter in response to state data, where the state data specifying at least a data width of input texture data to be filtered, where the input texture data is in a floating point format, filtering the input texture data using the texture filter, and then reconfiguring the texture filter to be substantially fully utilized when the data width of the input texture data changes. Other implementations are also disclosed.
    • 公开了用于实现可重构浮点数据滤波器的装置,系统和方法。 例如,公开了一种方法,该方法包括响应于状态数据配置纹理过滤器,其中状态数据至少指定要滤波的输入纹理数据的数据宽度,其中输入纹理数据为浮点格式 使用纹理滤波器对输入的纹理数据进行滤波,然后当输入的纹理数据的数据宽度发生变化时,将纹理滤波器重新配置为基本上充分利用。 还公开了其他实施方式。
    • 3. 发明申请
    • FLEXIBLE FILTER LOGIC FOR MULTI-MODE FILTERING OF GRAPHICAL TEXTURE DATA
    • 用于多模式过滤图形纹理数据的柔性过滤器逻辑
    • US20150130818A1
    • 2015-05-14
    • US14080441
    • 2013-11-14
    • Liang PengYoav HarelSteven Spangler
    • Liang PengYoav HarelSteven Spangler
    • G06T15/04G06T5/00G06T15/00
    • G06T15/04G06T1/60G06T11/001
    • Multi-mode texture filters suitable for performing both bilinear filtering based on a fractional texture address and generating a weighted average of a group of texel values based on predetermined texel weighting coefficients as dependent on a filter mode signal. In embodiments, the weighted average may be accumulated over a variety of filter footprints. In embodiments, multi-mode texture filter logic includes a plurality of flexible filter blocks. In further embodiments, a pair of flexible filter blocks staged with each performing one lerp phase in the bilinear filter mode while a pair of flexible filter blocks in the flexible filter mode generate a weighted average over a pair of texels of a texel quad. In embodiments, each flexible filter block has a same microarchitecture, enabling an efficient utilization in either bilinear filter or flexible filter mode.
    • 适合于基于分数纹理地址执行双线性滤波的多模式纹理滤波器,并且基于取决于滤波器模式信号的预定纹素加权系数,生成一组纹素值的​​加权平均值。 在实施例中,加权平均值可以在各种滤波器覆盖区上累积。 在实施例中,多模式纹理滤波器逻辑包括多个柔性滤波器块。 在另外的实施例中,一对柔性滤波器块以每个以双线性滤波器模式执行一个lerp相位分阶段,而在柔性滤波器模式中的一对柔性滤波器块在纹素四边形的一对纹素上产生加权平均。 在实施例中,每个柔性滤波器块具有相同的微架构,能够以双线性滤波器或柔性滤波器模式有效利用。
    • 4. 发明申请
    • MINIMUM-MAXIMUM FILTERING OF GRAPHICAL TEXTURE DATA
    • 图形纹理数据的最小最大过滤
    • US20150130819A1
    • 2015-05-14
    • US14080482
    • 2013-11-14
    • Liang PengSteven SpanglerYoav Harel
    • Liang PengSteven SpanglerYoav Harel
    • G06T15/04G06T5/00G06T15/00
    • G06T15/04G06T1/60G06T11/001
    • Texture filter logic suitable for determining a minimum or maximum texel value from a plurality of texel values associated with a filter footprint of arbitrary shape and size. In embodiments, logic circuitry includes a plurality of min/max comparison block stages is configured to perform comparisons and determine a min/max value of predetermined number of texel groups. In embodiments, the logic circuitry further includes a number of min/max collectors to accommodate filter footprints having more texel groups than the predetermined number accommodated by the min/max comparison block stages. Iterative comparisons may be performed until all texel groups in the given footprint have been compared. In further embodiments, the logic circuitry outputs four min/max texel values, which may then be further processed with a final comparison stages to arrive at one min/max value for a footprint.
    • 纹理过滤器逻辑适用于从与任意形状和大小的过滤器覆盖区相关联的多个纹素值确定最小或最大纹理值。 在实施例中,逻辑电路包括多个最小/最大比较块级被配置为执行比较并确定预定数量的纹素组的最小/最大值。 在实施例中,逻辑电路还包括多个最小/最大收集器,以容纳具有比由最小/最大比较块级容纳的预定数量更多的纹素组的滤波器覆盖区。 可以进行迭代比较,直到比较给定占用空间中的所有纹理组为止。 在另外的实施例中,逻辑电路输出四个最小/最大纹素值,然后可以用最后的比较级进一步处理纹理值,以得到占用空间的一分/最大值。
    • 5. 发明授权
    • Flexible filter logic for multi-mode filtering of graphical texture data
    • 灵活的滤波器逻辑,用于图形纹理数据的多模式滤波
    • US09367948B2
    • 2016-06-14
    • US14080441
    • 2013-11-14
    • Liang PengYoav HarelSteven Spangler
    • Liang PengYoav HarelSteven Spangler
    • G09G5/00G06T15/04G06T11/00G06T1/60
    • G06T15/04G06T1/60G06T11/001
    • Multi-mode texture filters suitable for performing both bilinear filtering based on a fractional texture address and generating a weighted average of a group of texel values based on predetermined texel weighting coefficients as dependent on a filter mode signal. In embodiments, the weighted average may be accumulated over a variety of filter footprints. In embodiments, multi-mode texture filter logic includes a plurality of flexible filter blocks. In further embodiments, a pair of flexible filter blocks staged with each performing one lerp phase in the bilinear filter mode while a pair of flexible filter blocks in the flexible filter mode generate a weighted average over a pair of texels of a texel quad. In embodiments, each flexible filter block has a same microarchitecture, enabling an efficient utilization in either bilinear filter or flexible filter mode.
    • 适合于基于分数纹理地址执行双线性滤波的多模式纹理滤波器,并且基于取决于滤波器模式信号的预定纹素加权系数,生成一组纹素值的​​加权平均值。 在实施例中,加权平均值可以在各种滤波器覆盖区上累积。 在实施例中,多模式纹理滤波器逻辑包括多个柔性滤波器块。 在另外的实施例中,一对柔性滤波器块以每个以双线性滤波器模式执行一个lerp相位分阶段,而在柔性滤波器模式中的一对柔性滤波器块在纹素四边形的一对纹素上产生加权平均。 在实施例中,每个柔性滤波器块具有相同的微架构,能够以双线性滤波器或柔性滤波器模式有效利用。
    • 6. 发明申请
    • LAND GRID ARRAY SOCKET FOR ELECTRO-OPTICAL MODULES
    • 用于电光模块的LAND网格阵列插座
    • US20150130826A1
    • 2015-05-14
    • US14080357
    • 2013-11-14
    • Liang PengSteven Spangler
    • Liang PengSteven Spangler
    • G06T15/04G06T1/60G06T15/00
    • G06T15/04G06T1/20G06T1/60G06T15/005G06T2200/04G06T2200/28
    • For a given texture address, a texture sampler fetches and reduces texture data with a filter accumulator suitable for providing a weighted average over a variety of filter footprints. A multi-mode texture sampler is configurable to provide both a wide variety of footprints in either a separable or non-separable filter modes and allow for a filter footprint significantly wider than the bi-linear (2×2 texel) footprint. In embodiments, sub-sample addresses are generated by the texture sampler logic to accommodate a desired footprint. The sub-sample addresses may be generated and sequenced by multi-texel units, such as 2×2 texel quads, for efficient filtering. In embodiments, filter coefficients are cached from coefficient tables stored in memory.
    • 对于给定的纹理地址,纹理采样器使用过滤器累加器来获取和减少纹理数据,该过滤器累加器适用于通过各种过滤器覆盖区提供加权平均值。 多模式纹理采样器可配置为以可分离或不可分离的滤波器模式提供各种各样的覆盖区域,并允许比双线性(2×2纹素)覆盖区域更宽的滤波器占用空间。 在实施例中,子样本地址由纹理采样器逻辑生成以适应期望的覆盖区。 子样本地址可以通过多纹素单元(例如2×2纹素四边形)生成和排序,用于有效过滤。 在实施例中,滤波器系数从存储在存储器中的系数表缓存。
    • 7. 发明授权
    • Minimum-maximum filtering of graphical texture data
    • 图形纹理数据的最小 - 最大过滤
    • US09355490B2
    • 2016-05-31
    • US14080482
    • 2013-11-14
    • Liang PengSteven SpanglerYoav Harel
    • Liang PengSteven SpanglerYoav Harel
    • G09G5/00G06T15/04G06T11/00G06T1/60
    • G06T15/04G06T1/60G06T11/001
    • Texture filter logic suitable for determining a minimum or maximum texel value from a plurality of texel values associated with a filter footprint of arbitrary shape and size. In embodiments, logic circuitry includes a plurality of min/max comparison block stages is configured to perform comparisons and determine a min/max value of predetermined number of texel groups. In embodiments, the logic circuitry further includes a number of min/max collectors to accommodate filter footprints having more texel groups than the predetermined number accommodated by the min/max comparison block stages. Iterative comparisons may be performed until all texel groups in the given footprint have been compared. In further embodiments, the logic circuitry outputs four min/max texel values, which may then be further processed with a final comparison stages to arrive at one min/max value for a footprint.
    • 纹理过滤器逻辑适用于从与任意形状和大小的过滤器覆盖区相关联的多个纹素值确定最小或最大纹理值。 在实施例中,逻辑电路包括多个最小/最大比较块级被配置为执行比较并确定预定数量的纹素组的最小/最大值。 在实施例中,逻辑电路还包括多个最小/最大收集器,以容纳具有比由最小/最大比较块级容纳的预定数量更多的纹素组的滤波器覆盖区。 可以进行迭代比较,直到比较给定占用空间中的所有纹理组为止。 在另外的实施例中,逻辑电路输出四个最小/最大纹素值,然后可以用最后的比较级进一步处理纹理值,以得到占用空间的最小/最大值。