会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • INTEGRATED CIRCUIT AND SEMICONDUCTOR DEVICE
    • 集成电路和半导体器件
    • US20160300839A1
    • 2016-10-13
    • US15093504
    • 2016-04-07
    • Ha-young KimSung-we ChoTae-joong SongSang-hoon Baek
    • Ha-young KimSung-we ChoTae-joong SongSang-hoon Baek
    • H01L27/092H01L23/522H01L27/02H01L23/528
    • H01L27/0924G06F17/5077H01L23/5226H01L23/528H01L23/5286H01L27/0207H01L27/092
    • An embodiment includes an integrated circuit comprising a standard cell, the standard cell comprising: first and second active regions having different conductivity types and extending in a first direction; first, second, and third conductive lines extending over the first and second active regions in a second direction substantially perpendicular to the first direction, and disposed parallel to each other; and a cutting layer extending in the first direction between the first and second active regions and separating the first conductive line into a first upper conductive line and a first lower conductive line, the second conductive line into a second upper conductive line and a second lower conductive line, and the third conductive line into a third upper conductive line and a third lower conductive line; wherein: the first upper conductive line and the third lower conductive line are electrically connected together; and the second upper conductive line and the second lower conductive line are electrically connected together.
    • 实施例包括包括标准单元的集成电路,该标准单元包括:具有不同导电类型并沿第一方向延伸的第一和第二有源区; 第一,第二和第三导电线在基本上垂直于第一方向的第二方向上在第一和第二有源区上延伸并彼此平行设置; 以及切割层,其在所述第一和第二有源区域之间沿所述第一方向延伸,并且将所述第一导电线分离成第一上导电线和第一下导电线,所述第二导线变为第二上导电线和第二下导电线 线和第三导线插入第三上导电线和第三下导电线; 其中:所述第一上导电线和所述第三下导电线电连接在一起; 并且第二上导线和第二下导电线电连接在一起。
    • 3. 发明授权
    • Integrated circuit and semiconductor device
    • 集成电路和半导体器件
    • US09583493B2
    • 2017-02-28
    • US15093504
    • 2016-04-07
    • Ha-young KimSung-we ChoTae-joong SongSang-hoon Baek
    • Ha-young KimSung-we ChoTae-joong SongSang-hoon Baek
    • H01L23/52H01L27/092H01L23/528H01L23/522H01L27/02
    • H01L27/0924G06F17/5077H01L23/5226H01L23/528H01L23/5286H01L27/0207H01L27/092
    • An embodiment includes an integrated circuit comprising a standard cell, the standard cell comprising: first and second active regions having different conductivity types and extending in a first direction; first, second, and third conductive lines extending over the first and second active regions in a second direction substantially perpendicular to the first direction, and disposed parallel to each other; and a cutting layer extending in the first direction between the first and second active regions and separating the first conductive line into a first upper conductive line and a first lower conductive line, the second conductive line into a second upper conductive line and a second lower conductive line, and the third conductive line into a third upper conductive line and a third lower conductive line; wherein: the first upper conductive line and the third lower conductive line are electrically connected together; and the second upper conductive line and the second lower conductive line are electrically connected together.
    • 实施例包括包括标准单元的集成电路,该标准单元包括:具有不同导电类型并沿第一方向延伸的第一和第二有源区; 第一,第二和第三导电线在基本上垂直于第一方向的第二方向上在第一和第二有源区上延伸并彼此平行设置; 以及切割层,其在所述第一和第二有源区域之间沿所述第一方向延伸,并且将所述第一导电线分离成第一上导电线和第一下导电线,所述第二导线变为第二上导电线和第二下导电线 线和第三导线插入第三上导电线和第三下导电线; 其中:所述第一上导电线和所述第三下导电线电连接在一起; 并且第二上导线和第二下导电线电连接在一起。
    • 4. 发明授权
    • Semiconductor integrated circuit and method of designing the same
    • 半导体集成电路及其设计方法
    • US08869089B2
    • 2014-10-21
    • US13708066
    • 2012-12-07
    • Sang-hoon BaekJae-woo Seo
    • Sang-hoon BaekJae-woo Seo
    • G06F17/50
    • G06F17/5081G06F17/5068
    • According to example embodiments of inventive concepts, a method of designing a semiconductor integrated circuit includes: creating a marking layer that indicates at least one semiconductor device of a plurality of semiconductor devices that is to be changed in at least one of width, height, and space thereof from an adjacent semiconductor device; and applying the marking layer to a previously created layout to generate a new library of the at least one semiconductor device that is changed in at least one of width, height, and space from an adjacent semiconductor device. The marking layer may be based on a change in characteristics of the at least one semiconductor device of the plurality of semiconductor devices.
    • 根据发明构思的示例性实施例,一种设计半导体集成电路的方法包括:创建标记层,其指示要在宽度,高度和/或宽度中的至少一个中改变的多个半导体器件中的至少一个半导体器件 其相邻半导体器件的空间; 以及将所述标记层应用于先前创建的布局以生成在与相邻半导体器件的宽度,高度和空间中的至少一个中改变的所述至少一个半导体器件的新库。 标记层可以基于多个半导体器件中的至少一个半导体器件的特性变化。