专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09792074B2 System, method, and computer program product for interfacing one or more storage devices with a plurality of bridge chips 有权
公开(公告)号：US09792074B2
公开(公告)日：2017-10-17
申请号：US12498162
申请日：2009-07-06
申请人： Ross John Stenfort , Radoslav Danilak
发明人： Ross John Stenfort , Radoslav Danilak
IPC分类号： G06F3/00 , G06F3/06
CPC分类号： G06F3/0661 , G06F3/061 , G06F3/0674
摘要： A system, method, and computer program product are provided for interfacing one or more storage devices with a plurality of bridge chips. One or more storage devices are provided. Additionally, a plurality of bridge chips are provided. Furthermore, at least one multiplexing device is provided for interfacing the one or more storage devices with the plurality of bridge chips.

2. 发明申请

US20110004710A1 SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR INTERFACING ONE OR MORE STORAGE DEVICES WITH A PLURALITY OF BRIDGE CHIPS 有权
标题翻译：用于连接一个或多个存储设备的系统，方法和计算机程序产品与多个桥接器
公开(公告)号：US20110004710A1
公开(公告)日：2011-01-06
申请号：US12498162
申请日：2009-07-06
申请人： Ross John Stenfort , Radoslav Danilak
发明人： Ross John Stenfort , Radoslav Danilak
IPC分类号： G06F3/00
CPC分类号： G06F3/0661 , G06F3/061 , G06F3/0674
摘要： A system, method, and computer program product are provided for interfacing one or more storage devices with a plurality of bridge chips. One or more storage devices are provided. Additionally, a plurality of bridge chips are provided. Furthermore, at least one multiplexing device is provided for interfacing the one or more storage devices with the plurality of bridge chips.
摘要翻译：提供了一种系统，方法和计算机程序产品，用于将一个或多个存储设备与多个桥接芯片接口。提供一个或多个存储设备。另外，提供了多个桥芯片。此外，提供至少一个多路复用装置用于将一个或多个存储装置与多个桥芯片接口。

3. 发明授权

US09396104B1 Accessing compressed data of varying-sized quanta in non-volatile memory 有权
标题翻译：访问非易失性存储器中不同大小量子的压缩数据
公开(公告)号：US09396104B1
公开(公告)日：2016-07-19
申请号：US13053175
申请日：2011-03-21
申请人： Radoslav Danilak , Ladislav Steffko , Rodney Norman Mullendore
发明人： Radoslav Danilak , Ladislav Steffko , Rodney Norman Mullendore
IPC分类号： G06F12/02 , G11C16/10 , G06F3/06
CPC分类号： G06F12/0246 , G06F3/0613 , G06F3/064 , G06F3/0679 , G06F2212/2022 , G06F2212/7211 , G11C16/102
摘要： Accessing data of varying-sized quanta in non-volatile memory provides improved storage efficiency in some situations. For example, a Solid-State Disk (SSD) controller receives (e.g. uncompressed) data from a computing host (e.g. a disk write command), compresses the data, and stores the compressed data into non-volatile (e.g. flash) memory. In response to a subsequent request from the host (e.g. a disk read command), the SSD controller reads and uncompresses the compressed data from the memory. The compressed data is stored in the memory according to varying-sized quanta, due to, e.g., compression algorithm, operating mode, and compression effectiveness on various data. The SSD controller uncompresses the data in part by consulting an included map table to locate header(s) stored in the memory, parsing the header(s) to locate appropriate (compressed) data stored in the memory, and uncompressing the appropriate data from the memory to produce the uncompressed data.
摘要翻译：在一些情况下，访问非易失性存储器中不同大小量子的数据提高了存储效率。例如，固态磁盘（SSD）控制器从计算主机（例如磁盘写入命令）接收（例如未压缩的）数据，压缩数据，并将压缩的数据存储到非易失性（例如闪存）存储器中。响应于来自主机的后续请求（例如，磁盘读取命令），SSD控制器从存储器读取和解压缩压缩数据。由于例如压缩算法，操作模式和各种数据的压缩效果，压缩数据根据不同大小的量子被存储在存储器中。 SSD控制器部分地通过参考包括的映射表来解压缩数据，以定位存储在存储器中的标题，解析标题以定位存储在存储器中的适当（压缩的）数据，以及从内存来产生未压缩的数据。

4. 发明授权

US09363315B2 Integrated storage and switching for memory systems 有权
标题翻译：存储系统的集成存储和切换
公开(公告)号：US09363315B2
公开(公告)日：2016-06-07
申请号：US13596979
申请日：2012-08-28
申请人： Radoslav Danilak
发明人： Radoslav Danilak
IPC分类号： G06F15/167 , H04L29/08
CPC分类号： H04L67/1097
摘要： An integrated networked storage and switching apparatus comprises one or more flash memory controllers, a system controller, and a network switch integrated within a common chassis. The integration of storage and switching enables the components to share a common power supply and temperature regulation system, achieving efficient use of available space and power, and eliminating added complexity of external cables between the switch a storage devices. Additionally, the architecture enables substantial flexibility and optimization of network traffic policies for both network and storage-related traffic.
摘要翻译：集成网络存储和交换设备包括一个或多个闪存控制器，系统控制器和集成在公共机箱内的网络交换机。存储和交换的集成使得组件能够共享公共电源和温度调节系统，实现有效利用可用空间和功率，并消除存储设备之间的交换机之间的外部电缆的增加的复杂性。此外，该架构可实现网络和存储相关流量的网络流量策略的实质性灵活性和优化。

5. 发明授权

US08694688B2 Disk controller for implementing efficient disk I/O for a computer system 有权
标题翻译：磁盘控制器，用于实现计算机系统的高效磁盘I / O
公开(公告)号：US08694688B2
公开(公告)日：2014-04-08
申请号：US12005816
申请日：2007-12-28
申请人： Radoslav Danilak , Krishnaraj S. Rao
发明人： Radoslav Danilak , Krishnaraj S. Rao
IPC分类号： G06F3/00 , G06F13/24 , G06F13/22
CPC分类号： G06F3/0659 , G06F3/061 , G06F3/0676 , G06F13/385
摘要： A hardware support system for implementing accelerated disk I/O for a computer system. The system includes a bus interface for interfacing with a processor and a system memory of the computer system, a disk I/O engine coupled to the bus interface, and a device interface coupled to the disk I/O engine for interfacing the disk I/O engine with a disk drive. The disk I/O engine is configured to cause a start up of the disk drive upon receiving a disk start up command from the processor. The disk I/O engine is further configured to execute a disk transaction by processing the disk transaction information from a bypass register coupled to the disk I/O engine.
摘要翻译：用于实现计算机系统的加速磁盘I / O的硬件支持系统。该系统包括用于与计算机系统的处理器和系统存储器接口的总线接口，耦合到总线接口的盘I / O引擎以及耦合到盘I / O引擎的设备接口，用于将盘I / O引擎与磁盘驱动器。磁盘I / O引擎被配置为在从处理器接收到磁盘启动命令时引起磁盘驱动器的启动。磁盘I / O引擎还被配置为通过从耦合到磁盘I / O引擎的旁路寄存器处理磁盘事务信息来执行磁盘事务。

6. 发明授权

US08347115B2 System and method for transparent disk encryption 有权
公开(公告)号：US08347115B2
公开(公告)日：2013-01-01
申请号：US12005913
申请日：2007-12-27
申请人： Radoslav Danilak
发明人： Radoslav Danilak
IPC分类号： G06F21/00
CPC分类号： G06F21/602 , G06F21/79
摘要： A data storage system providing transparent encryption. The data storage system has a hardware encryption/decryption engine and a register coupled to the hardware encryption/decryption engine. The register is for securely storing a key for encrypting and decrypting data. The key may not be read from outside the data storage system. More specifically, the key may not be read by the operating system. The user does not have access to the encryption key, but may have a password that is passed to a controller coupled to the encryption/decryption engine. The controller verifies the password and causes data received from main memory to be encrypted by the hardware encryption/decryption engine using the key. The controller also transfers the encrypted data to the data storage device.

7. 发明授权

US08230164B2 Techniques for multi-memory device lifetime management 有权
标题翻译：多内存设备终身管理技术
公开(公告)号：US08230164B2
公开(公告)日：2012-07-24
申请号：US12822442
申请日：2010-06-24
申请人： Radoslav Danilak
发明人： Radoslav Danilak
IPC分类号： G06F12/02
CPC分类号： G06F12/0246 , G06F2212/1036 , G06F2212/7208 , G06F2212/7211
摘要： Techniques are provided for identifying at least one aspect associated with a lifetime of each of a plurality of memory devices. Further, data is moved between the plurality of memory devices, based on the at least one aspect.
摘要翻译：提供了用于识别与多个存储器设备中的每一个的寿命相关联的至少一个方面的技术。此外，基于至少一个方面，数据在多个存储器件之间移动。

8. 发明授权

US07904619B2 System, method, and computer program product for reducing memory write operations using difference information 有权
标题翻译：系统，方法和计算机程序产品，用于使用差异信息减少内存写入操作
公开(公告)号：US07904619B2
公开(公告)日：2011-03-08
申请号：US11852104
申请日：2007-09-07
申请人： Radoslav Danilak
发明人： Radoslav Danilak
IPC分类号： G06F12/02
CPC分类号： G06F3/0616 , G06F3/0619 , G06F3/0656 , G06F3/0659 , G06F3/0679 , G06F3/0688 , G06F12/0246 , G11C16/349 , G11C16/3495
摘要： A system, method, and computer program product are provided for reducing write operations in memory. In use, write operations to be performed on data stored in memory are identified. A difference is then determined between results of the write operations and the data stored in the memory. Difference information associated with the difference is stored in the memory. To this end, the write operations may be reduced, utilizing the difference information.
摘要翻译：提供了一种用于减少存储器中的写入操作的系统，方法和计算机程序产品。在使用中，识别对存储在存储器中的数据执行的写入操作。然后在写入操作的结果和存储在存储器中的数据之间确定差异。与差异相关的差异信息存储在存储器中。为此，可以利用差异信息来减少写入操作。

9. 发明授权

US07899995B1 Apparatus, system, and method for dependent computations of streaming multiprocessors 有权
标题翻译：流式多处理器的依赖计算的装置，系统和方法
公开(公告)号：US07899995B1
公开(公告)日：2011-03-01
申请号：US12396973
申请日：2009-03-03
申请人： Radoslav Danilak
发明人： Radoslav Danilak
IPC分类号： G06F13/00 , G06F13/28
CPC分类号： G06F12/0804 , G06F12/0837 , G06F12/084
摘要： An array of streaming multiprocessors shares data via a shared memory. A flushing mechanism is used to guarantee that data required for dependent computations is available in the shared memory.
摘要翻译：流式多处理器阵列通过共享内存共享数据。冲洗机制用于保证从属计算所需的数据在共享存储器中可用。

10. 发明授权

US07836116B1 Fast fourier transforms and related transforms using cooperative thread arrays 有权
标题翻译：快速傅里叶变换和相关变换使用协作线程数组
公开(公告)号：US07836116B1
公开(公告)日：2010-11-16
申请号：US11424511
申请日：2006-06-15
申请人： Nolan D. Goodnight , John R. Nickolls , Radoslav Danilak
发明人： Nolan D. Goodnight , John R. Nickolls , Radoslav Danilak
IPC分类号： G06F17/14
CPC分类号： G06F17/142 , G06F9/3012 , G06F9/3851 , G06F9/3885 , G06F9/3887
摘要： A linear transform such as a Fast Fourier Transform (FFT) is performed on an input data set having a number of points using one or more arrays of concurrent threads that are capable of sharing data with each other. Each thread of one thread array reads two or more of the points, performs an appropriate “butterfly” calculation to generate two or more new points, then stores the new points in a memory location that is accessible to other threads of the array. Each thread determines which points it is to read based at least in part on a unique thread identifier assigned thereto. Multiple transform stages can be handled by a single thread array, or different levels can be handled by different thread arrays.
摘要翻译：对具有能够彼此共享数据的一个或多个并行线程阵列的具有多个点的输入数据集执行诸如快速傅立叶变换（FFT）的线性变换。一个线程数组的每个线程读取两个或更多个点，执行适当的“蝴蝶”计算以生成两个或多个新点，然后将新点存储在阵列的其他线程可访问的存储器位置。至少部分地基于分配给它的唯一线程标识符，每个线程确定要读取哪些点。多个变换阶段可以由单个线程数组处理，也可以由不同的线程数组来处理不同的级别。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式