专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09673773B2 Signal interconnect with high pass filter 有权
公开(公告)号：US09673773B2
公开(公告)日：2017-06-06
申请号：US14747985
申请日：2015-06-23
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu , Po-Hung Chen , Zhengyu Duan
IPC分类号： H03H7/01 , H03H7/07 , H03H7/38 , H03H7/00 , H03H7/06 , H01P1/24 , H03K19/00 , H04B3/14 , H04L25/03
CPC分类号： H03H7/0138 , H01P1/24 , H03H7/004 , H03H7/0123 , H03H7/06 , H03H7/07 , H03H7/383 , H03K19/0005 , H04B3/14 , H04L25/0278 , H04L25/0286 , H04L25/0298 , H04L25/03878
摘要： A signal interconnect includes a transmission line, a termination circuit coupled to the transmission line, and a high pass filter circuit coupled in series along the transmission line. The high pass filter circuit includes a first resistive circuit and a first capacitive circuit coupled in parallel. The first resistive circuit has a resistance based on a difference between a resistance of the transmission line at a high frequency and a resistance of the transmission line at a low frequency.

2. 发明申请

US20150227667A1 TEMPERATURE-BASED WIRE ROUTING 审中-公开
标题翻译：基于温度的线路
公开(公告)号：US20150227667A1
公开(公告)日：2015-08-13
申请号：US14175429
申请日：2014-02-07
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu
IPC分类号： G06F17/50 , H05K3/00 , H05K1/02
CPC分类号： G06F17/5077 , G06F2217/80 , G06F2217/84 , H05K1/0201 , H05K1/0296 , H05K3/0005 , Y10T29/49162
摘要： A circuit design scheme routes wires based on temperature. In particular, temperature conditions along a prospective route are taken into account when determining whether to use that route for a wire. For example, a route can be selected from among a set of prospective routes based on which route is associated with the “smoothest” temperature gradient. Here, preference may be given to the route or routes having the smallest amount of temperature variation along the route.
摘要翻译：电路设计方案基于温度来布线。特别地，当确定是否将该路线用于电线时，将考虑沿着预期路线的温度条件。例如，可以基于哪个路线与“最平滑的”温度梯度相关联的一组预期路线中的路线选择。这里，可以优选沿着路线具有最小温度变化量的路线或路线。

3. 发明授权

US10224310B2 Hybrid three-dimensional integrated circuit reconfigurable thermal aware and dynamic power gating interconnect architecture 有权
公开(公告)号：US10224310B2
公开(公告)日：2019-03-05
申请号：US15336576
申请日：2016-10-27
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu
IPC分类号： H03K17/14 , H01L25/065 , B23K11/24 , H02B1/24 , G11C8/12
摘要： Systems, methods, and apparatus for operating an integrated circuit (IC) are provided. An apparatus may be configured to receive at one or more switches a signal from at least one circuit positioned on a first die lying within a first geometric plane, detect a signaling path between the at least one circuit positioned on the first die and at least one circuit positioned on a second die lying within a second geometric plane that is different from the first geometric plane, and control the one or more switches to route the signal along the signaling path. Circuits having a similar power characteristic are positioned adjacent to each other on the first die or the second die and circuits having a high temperature characteristic are positioned separate from each other on the first die or the second die.

4. 发明授权

US09666562B2 3D integrated circuit 有权
公开(公告)号：US09666562B2
公开(公告)日：2017-05-30
申请号：US14598052
申请日：2015-01-15
申请人： QUALCOMM Incorporated
发明人： Oscar Law , Chunchen Liu , Ju-Yi Lu
IPC分类号： H01L23/48 , H01L25/065 , H03K17/00 , H03K17/56 , G11C29/12 , G11C29/48 , H01L23/538 , G01R31/3185 , H01L21/66
CPC分类号： H01L25/0657 , G01R31/318513 , G11C29/1201 , G11C29/48 , H01L22/32 , H01L23/5384 , H01L23/5385 , H01L2224/13025 , H01L2224/16146 , H01L2224/16227 , H01L2224/17181 , H01L2225/06513 , H01L2225/06541 , H01L2225/06572 , H01L2225/06596 , H01L2924/0002 , H03K17/002 , H03K17/56 , H01L2924/00
摘要： A three-dimensional integrated circuit (3D-IC) architecture incorporates multiple layers, each layer including at least one die and at least one switch to connect the dies on the different layers. In some aspects, a power distribution network (PDN) is routed from a first layer through the switches to supply power to at least one other layer, thereby reducing routing congestion on the layers. The switches can be placed around the periphery of an IC package to improve heat dissipation (e.g., by improving heat transfer from the center to the edge of the IC package). The switches can be used for routing test signals and/or other signals between layers, thereby improving test functionality and/or fault recovery.

5. 发明申请

US20170125383A1 HYBRID THREE-DIMENSIONAL INTEGRATED CIRCUIT RECONFIGURABLE THERMAL AWARE AND DYNAMIC POWER GATING INTERCONNECT ARCHITECTURE 审中-公开
公开(公告)号：US20170125383A1
公开(公告)日：2017-05-04
申请号：US15336576
申请日：2016-10-27
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu
IPC分类号： H01L25/065 , H03K17/14
CPC分类号： H01L25/0657 , G11C8/12 , H01L2224/16145 , H01L2224/16227 , H01L2225/06517 , H01L2225/06541 , H01L2225/06589 , H03K17/145
摘要： Systems, methods, and apparatus for operating an integrated circuit (IC) are provided. An apparatus may be configured to receive at one or more switches a signal from at least one circuit positioned on a first die lying within a first geometric plane, detect a signaling path between the at least one circuit positioned on the first die and at least one circuit positioned on a second die lying within a second geometric plane that is different from the first geometric plane, and control the one or more switches to route the signal along the signaling path. Circuits having a similar power characteristic are positioned adjacent to each other on the first die or the second die and circuits having a high temperature characteristic are positioned separate from each other on the first die or the second die.

6. 发明申请

US20160380607A1 SIGNAL INTERCONNECT WITH HIGH PASS FILTER 有权
标题翻译：信号互连与高通滤波器
公开(公告)号：US20160380607A1
公开(公告)日：2016-12-29
申请号：US14747985
申请日：2015-06-23
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu , Po-Hung Chen , Zhengyu Duan
IPC分类号： H03H7/01 , H03H7/00 , H03H7/06
CPC分类号： H03H7/0138 , H01P1/24 , H03H7/004 , H03H7/0123 , H03H7/06 , H03H7/07 , H03H7/383 , H03K19/0005 , H04B3/14 , H04L25/0278 , H04L25/0286 , H04L25/0298 , H04L25/03878
摘要： A signal interconnect includes a transmission line, a termination circuit coupled to the transmission line, and a high pass filter circuit coupled in series along the transmission line. The high pass filter circuit includes a first resistive circuit and a first capacitive circuit coupled in parallel. The first resistive circuit has a resistance based on a difference between a resistance of the transmission line at a high frequency and a resistance of the transmission line at a low frequency.
摘要翻译：信号互连包括传输线，耦合到传输线的终端电路和沿传输线串联耦合的高通滤波器电路。高通滤波器电路包括并联耦合的第一电阻电路和第一电容电路。第一电阻电路具有基于高频率的传输线的电阻与低频的传输线的电阻之差的电阻。

7. 发明授权

US09608602B2 Uncertainty aware interconnect design to improve circuit performance and/or yield 有权
公开(公告)号：US09608602B2
公开(公告)日：2017-03-28
申请号：US14707859
申请日：2015-05-08
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu , Oscar Ming Kin Law , Ju-Yi Lu , Po-Hung Chen , Zhengyu Duan
IPC分类号： H03L7/00 , H03K3/03 , H03K3/012 , H01L27/118 , G06F17/50 , H01L27/02 , G01R31/3193 , H03K19/003
CPC分类号： H03K3/0315 , G01R31/31937 , G06F17/5045 , G06F17/5068 , G06F17/5081 , H01L27/0207 , H01L27/11807 , H03K3/012 , H03K19/00346
摘要： Methods and an apparatus related to generating parameters and guidelines used in the manufacture of semiconductor IC devices are described. A method includes measuring a first oscillating signal produced by a first ring oscillator that includes a first interconnect provided in a first interconnect layer of an IC, selecting a first mode of operation for a second ring oscillator circuit that includes a second interconnect disposed in alignment with the first interconnect, selecting a second mode of operation for the second ring oscillator circuit, and determining one or more characteristics of the first interconnect based on a difference in frequency of the first oscillating signal produced when the second ring oscillator circuit is operated in the first mode and frequency of the first oscillating signal when the second ring oscillator circuit is operated in the second mode.

8. 发明申请

US20160329882A1 UNCERTAINTY AWARE INTERCONNECT DESIGN TO IMPROVE CIRCUIT PERFORMANCE AND/OR YIELD 有权
标题翻译：不确定性互连设计，以提高电路性能和/或电流
公开(公告)号：US20160329882A1
公开(公告)日：2016-11-10
申请号：US14707859
申请日：2015-05-08
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu , Oscar Ming Kin Law , Ju-Yi Lu , Po-Hung Chen , Zhengyu Duan
IPC分类号： H03K3/03 , H03K3/012
CPC分类号： H03K3/0315 , G01R31/31937 , G06F17/5045 , G06F17/5068 , G06F17/5081 , H01L27/0207 , H01L27/11807 , H03K3/012 , H03K19/00346
摘要： Methods and an apparatus related to generating parameters and guidelines used in the manufacture of semiconductor IC devices are described. A method includes measuring a first oscillating signal produced by a first ring oscillator that includes a first interconnect provided in a first interconnect layer of an IC, selecting a first mode of operation for a second ring oscillator circuit that includes a second interconnect disposed in alignment with the first interconnect, selecting a second mode of operation for the second ring oscillator circuit, and determining one or more characteristics of the first interconnect based on a difference in frequency of the first oscillating signal produced when the second ring oscillator circuit is operated in the first mode and frequency of the first oscillating signal when the second ring oscillator circuit is operated in the second mode.
摘要翻译：描述了与用于制造半导体IC器件的参数和指导相关的方法和装置。一种方法包括测量由第一环形振荡器产生的第一振荡信号，所述第一振荡信号包括设置在IC的第一互连层中的第一互连，为第二环形振荡器电路选择第一工作模式，所述第二环路振荡器电路包括与第所述第一互连，为所述第二环形振荡器电路选择第二操作模式，以及基于当所述第二环形振荡器电路在所述第一环形振荡器中运行时产生的所述第一振荡信号的频率差，确定所述第一互连的一个或多个特性当第二环形振荡器电路在第二模式下操作时，第一振荡信号的模式和频率。

9. 发明申请

US20160275227A1 OPTIMIZING INTERCONNECT DESIGNS IN LOW-POWER INTEGRATED CIRCUITS (ICs) 审中-公开
标题翻译：低功耗集成电路（IC）优化互连设计
公开(公告)号：US20160275227A1
公开(公告)日：2016-09-22
申请号：US14658504
申请日：2015-03-16
申请人： QUALCOMM Incorporated
发明人： Chunchen Liu , Ju-Yi Lu , Shengqiong Xie
IPC分类号： G06F17/50
CPC分类号： G06F17/5072 , G06F1/3287 , G06F17/5077 , G06F2217/78
摘要： Aspects disclosed in the detailed description include optimizing interconnect designs in low-power integrated circuits (ICs). In this regard, in one aspect, functional blocks having substantially correlated power utilization patterns are grouped into a power-related cluster to share a sleeping cell, thus leading to a reduced number of sleep transistors and a simplified interconnect design in a low-power IC. In another aspect, functional blocks having higher block temperatures are separated into more than one power-related cluster, improving heat dissipation in the low-power IC. A simulated annealing (SA) process is employed to determine an optimized placement for the low-power IC based on a power-related cost function that includes a power-related parameter and a heat-related parameter. By running the SA process based on the power-related cost function, it is possible to determine the optimized placement that leads to the reduced number of sleep transistors and improved heat dissipation in the low-power IC.
摘要翻译：在详细描述中公开的方面包括优化低功率集成电路（IC）中的互连设计。在这方面，在一个方面，具有基本上相关的功率利用模式的功能块被分组成功率相关的簇以共享睡眠小区，从而导致在低功率IC中减少数量的睡眠晶体管和简化的互连设计。在另一方面，具有较高块温度的功能块被分离成多于一个功率相关的簇，从而改善了低功率IC中的散热。采用模拟退火（SA）工艺来确定基于功率相关成本函数的低功率IC的优化布局，该功能包括功率相关参数和热相关参数。通过运行基于功率相关成本函数的SA过程，可以确定导致低功率IC中减少睡眠晶体管数量和改善散热的优化布局。

10. 发明申请

US20160211241A1 3D INTEGRATED CIRCUIT 有权
标题翻译： 3D集成电路
公开(公告)号：US20160211241A1
公开(公告)日：2016-07-21
申请号：US14598052
申请日：2015-01-15
申请人： QUALCOMM Incorporated
发明人： Oscar Law , Chunchen Liu , Ju-Yi Lu
IPC分类号： H01L25/065 , H03K17/56 , H03K17/00
CPC分类号： H01L25/0657 , G01R31/318513 , G11C29/1201 , G11C29/48 , H01L22/32 , H01L23/5384 , H01L23/5385 , H01L2224/13025 , H01L2224/16146 , H01L2224/16227 , H01L2224/17181 , H01L2225/06513 , H01L2225/06541 , H01L2225/06572 , H01L2225/06596 , H01L2924/0002 , H03K17/002 , H03K17/56 , H01L2924/00
摘要： A three-dimensional integrated circuit (3D-IC) architecture incorporates multiple layers, each layer including at least one die and at least one switch to connect the dies on the different layers. In some aspects, a power distribution network (PDN) is routed from a first layer through the switches to supply power to at least one other layer, thereby reducing routing congestion on the layers. The switches can be placed around the periphery of an IC package to improve heat dissipation (e.g., by improving heat transfer from the center to the edge of the IC package). The switches can be used for routing test signals and/or other signals between layers, thereby improving test functionality and/or fault recovery.
摘要翻译：三维集成电路（3D-IC）架构结合了多个层，每个层包括至少一个管芯和至少一个开关以连接不同层上的管芯。在一些方面，配电网络（PDN）从第一层通过交换机路由到至少一个其他层供电，从而减少层上的路由拥塞。开关可以放置在IC封装的周围，以改善散热（例如，通过改善从IC封装的中心到边缘的热传递）。交换机可以用于在层之间路由测试信号和/或其他信号，从而提高测试功能和/或故障恢复。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式