会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Non-volatile static random access memory and operation method thereof
    • 非易失性静态随机存取存储器及其操作方法
    • US08331134B2
    • 2012-12-11
    • US12853301
    • 2010-08-10
    • Pi-Feng ChiuMeng-Fan ChangKu-Feng LinShyh-Shyuan Sheu
    • Pi-Feng ChiuMeng-Fan ChangKu-Feng LinShyh-Shyuan Sheu
    • G11C11/00
    • G11C13/0002G11C13/0004G11C13/0007G11C14/0054G11C14/009
    • A non-volatile static random access memory (NV-SRAM) including a latch unit, a first switch, a second switch, a first non-volatile memory (NVM), and a second NVM and an operation method thereof are provided. First terminals of the first and the second switch are respectively connected to a first and a second terminal of the latch unit. Second terminals of the first and the second switch are respectively connected to a first and a second bit line. Control terminals of the first and the second switch are connected to a word line. First terminals of the first and the second NVM are respectively connected to the first and the second terminal of the latch unit. Second terminals of the first and the second NVM are respectively connected to the first and the second bit line. Enable terminals of the first and the second NVM are connected to an enable line.
    • 提供了包括锁存单元,第一开关,第二开关,第一非易失性存储器(NVM)和第二NVM的非易失性静态随机存取存储器(NV-SRAM)及其操作方法。 第一和第二开关的第一端子分别连接到闩锁单元的第一和第二端子。 第一和第二开关的第二端子分别连接到第一和第二位线。 第一和第二开关的控制端子连接到字线。 第一和第二NVM的第一端子分别连接到闩锁单元的第一和第二端子。 第一和第二NVM的第二端子分别连接到第一和第二位线。 第一和第二NVM的使能端子连接到使能线。
    • 2. 发明申请
    • NON-VOLATILE STATIC RANDOM ACCESS MEMORY AND OPERATION METHOD THEREOF
    • 非易失性静态随机访问存储器及其操作方法
    • US20110280073A1
    • 2011-11-17
    • US12853301
    • 2010-08-10
    • Pi-Feng ChiuMeng-Fan ChangKu-Feng LinShyh-Shyuan Sheu
    • Pi-Feng ChiuMeng-Fan ChangKu-Feng LinShyh-Shyuan Sheu
    • G11C14/00
    • G11C13/0002G11C13/0004G11C13/0007G11C14/0054G11C14/009
    • A non-volatile static random access memory (NV-SRAM) including a latch unit, a first switch, a second switch, a first non-volatile memory (NVM), and a second NVM and an operation method thereof are provided. First terminals of the first and the second switch are respectively connected to a first and a second terminal of the latch unit. Second terminals of the first and the second switch are respectively connected to a first and a second bit line. Control terminals of the first and the second switch are connected to a word line. First terminals of the first and the second NVM are respectively connected to the first and the second terminal of the latch unit. Second terminals of the first and the second NVM are respectively connected to the first and the second bit line. Enable terminals of the first and the second NVM are connected to an enable line.
    • 提供了包括锁存单元,第一开关,第二开关,第一非易失性存储器(NVM)和第二NVM的非易失性静态随机存取存储器(NV-SRAM)及其操作方法。 第一和第二开关的第一端子分别连接到闩锁单元的第一和第二端子。 第一和第二开关的第二端子分别连接到第一和第二位线。 第一和第二开关的控制端子连接到字线。 第一和第二NVM的第一端子分别连接到闩锁单元的第一和第二端子。 第一和第二NVM的第二端子分别连接到第一和第二位线。 第一和第二NVM的使能端子连接到使能线。
    • 3. 发明授权
    • Process variation detection apparatus and process variation detection method
    • 过程变异检测装置及过程变异检测方法
    • US08392132B2
    • 2013-03-05
    • US12851547
    • 2010-08-05
    • Ku-Feng LinMeng-Fan ChangShyh-Shyuan SheuPei-Chia ChiangWen-Pin LinChih-He Lin
    • Ku-Feng LinMeng-Fan ChangShyh-Shyuan SheuPei-Chia ChiangWen-Pin LinChih-He Lin
    • G06F19/00
    • G01R31/2837G11C13/00G11C29/021G11C29/028G11C2029/0409H01L22/34
    • A process variation detection apparatus and a process variation detection method are provided. The process variation detection apparatus includes a process variation detector and a compensation signal generator. The process variation detector includes a first process variation detection component, a second process variation detection component and a current comparator. The channel of the first process variation detection component is a first conductive type, and the channel of the second process variation detection component is a second conductive type, wherein the above-mentioned first conductive type is different from the second conductive type. The current comparator is connected to the first process variation detection component and the second process variation detection component for comparing the current difference between the two components and outputting a current comparison result. The compensation signal generator is connected to the process variation detector, and produces a corresponding compensation signal according to the current comparison result.
    • 提供了一种过程变化检测装置和工艺变化检测方法。 过程变化检测装置包括处理变化检测器和补偿信号发生器。 过程变化检测器包括第一过程变化检测部件,第二过程变化检测部件和电流比较器。 第一处理变化检测部件的通道是第一导电型,第二处理变化检测部件的通道是第二导电型,其中上述第一导电类型与第二导电类型不同。 电流比较器连接到第一处理变化检测部件和第二处理变化检测部件,用于比较两个部件之间的电流差异并输出当前的比较结果。 补偿信号发生器连接到过程变化检测器,并根据当前比较结果产生相应的补偿信号。
    • 4. 发明申请
    • PROCESS VARIATION DETECTION APPARATUS AND PROCESS VARIATION DETECTION METHOD
    • 过程变化检测装置和过程变化检测方法
    • US20110270555A1
    • 2011-11-03
    • US12851547
    • 2010-08-05
    • Ku-Feng LinMeng-Fan ChangShyh-Shyuan SheuPei-Chia ChiangWen-Pin LinChih-He Lin
    • Ku-Feng LinMeng-Fan ChangShyh-Shyuan SheuPei-Chia ChiangWen-Pin LinChih-He Lin
    • G06F19/00G01R19/00
    • G01R31/2837G11C13/00G11C29/021G11C29/028G11C2029/0409H01L22/34
    • A process variation detection apparatus and a process variation detection method are provided. The process variation detection apparatus includes a process variation detector and a compensation signal generator. The process variation detector includes a first process variation detection component, a second process variation detection component and a current comparator. The channel of the first process variation detection component is a first conductive type, and the channel of the second process variation detection component is a second conductive type, wherein the above-mentioned first conductive type is different from the second conductive type. The current comparator is connected to the first process variation detection component and the second process variation detection component for comparing the current difference between the two components and outputting a current comparison result. The compensation signal generator is connected to the process variation detector, and produces a corresponding compensation signal according to the current comparison result.
    • 提供了一种过程变化检测装置和工艺变化检测方法。 过程变化检测装置包括处理变化检测器和补偿信号发生器。 过程变化检测器包括第一过程变化检测部件,第二过程变化检测部件和电流比较器。 第一处理变化检测部件的通道是第一导电型,第二处理变化检测部件的通道是第二导电型,其中上述第一导电类型与第二导电类型不同。 电流比较器连接到第一处理变化检测部件和第二处理变化检测部件,用于比较两个部件之间的电流差异并输出当前的比较结果。 补偿信号发生器连接到过程变化检测器,并根据当前比较结果产生相应的补偿信号。
    • 5. 发明授权
    • Reference current generator for resistance type memory and method thereof
    • 电阻型存储器的参考电流发生器及其方法
    • US08213213B2
    • 2012-07-03
    • US12614631
    • 2009-11-09
    • Meng-Fan ChangKu-Feng LinPi-Feng Chiu
    • Meng-Fan ChangKu-Feng LinPi-Feng Chiu
    • G11C11/00
    • G11C7/14G11C5/147G11C13/0002G11C13/0004G11C13/0007G11C13/0038G11C13/004G11C2013/0054
    • A reference current generator for a resistance type memory and a method thereof is disclosed. The reference current generator comprises N parallel circuit sets. Each of the N parallel circuit sets is formed with at least one first reference element and second reference elements connected in parallel. The number of the first reference elements plus the number of the second reference elements is N. The resistance value of first reference elements (a first resistance value) is not equal to the resistance value of the second reference elements (a second resistance value). An equivalent resistance provided with a equivalent resistance value between the first and second resistance value is formed by connecting the N parallel circuit sets in series between an input terminal and output terminal. A reference current is outputted from the output terminal by applying an operation voltage to the input terminal.
    • 公开了一种用于电阻型存储器的参考电流发生器及其方法。 参考电流发生器包括N个并联电路组。 N个并联电路组中的每一个形成有并联连接的至少一个第一参考元件和第二参考元件。 第一参考元件的数量加上第二参考元件的数量为N.第一参考元件(第一电阻值)的电阻值不等于第二参考元件的电阻值(第二电阻值)。 通过在输入端子和输出端子之间串联连接N个并联电路组来形成具有第一和第二电阻值之间的等效电阻值的等效电阻。 通过对输入端施加工作电压,从输出端子输出基准电流。
    • 6. 发明申请
    • REFERENCE CURRENT GENERATOR FOR RESISTANCE TYPE MEMORY AND METHOD THEREOF
    • 用于电阻型存储器的参考电流发生器及其方法
    • US20110110140A1
    • 2011-05-12
    • US12614631
    • 2009-11-09
    • Meng-Fan ChangKu-Feng LinPi-Feng Chiu
    • Meng-Fan ChangKu-Feng LinPi-Feng Chiu
    • G11C11/00G11C7/02G11C5/14
    • G11C7/14G11C5/147G11C13/0002G11C13/0004G11C13/0007G11C13/0038G11C13/004G11C2013/0054
    • A reference current generator for a resistance type memory and a method thereof is disclosed. The reference current generator comprises N parallel circuit sets. Each of the N parallel circuit sets is formed with at least one first reference element and second reference elements connected in parallel. The number of the first reference elements plus the number of the second reference elements is N. The resistance value of first reference elements (a first resistance value) is not equal to the resistance value of the second reference elements (a second resistance value). An equivalent resistance provided with a equivalent resistance value between the first and second resistance value is formed by connecting the N parallel circuit sets in series between an input terminal and output terminal. A reference current is outputted from the output terminal by applying an operation voltage to the input terminal.
    • 公开了一种用于电阻型存储器的参考电流发生器及其方法。 参考电流发生器包括N个并联电路组。 N个并联电路组中的每一个形成有并联连接的至少一个第一参考元件和第二参考元件。 第一参考元件的数量加上第二参考元件的数量为N.第一参考元件(第一电阻值)的电阻值不等于第二参考元件的电阻值(第二电阻值)。 通过在输入端子和输出端子之间串联连接N个并联电路组来形成具有第一和第二电阻值之间的等效电阻值的等效电阻。 通过对输入端施加工作电压,从输出端子输出基准电流。
    • 7. 发明授权
    • Bulk-driven current-sense amplifier and operating method thereof
    • 体驱动电流检测放大器及其操作方法
    • US08378716B2
    • 2013-02-19
    • US13178698
    • 2011-07-08
    • Che-Wei WuMeng-Fan ChangKu-Feng Lin
    • Che-Wei WuMeng-Fan ChangKu-Feng Lin
    • G01R19/00
    • G11C7/06G11C7/062G11C13/0002G11C13/004G11C2013/0042G11C2013/0054
    • A bulk-driven current-sense amplifier and an amplifier operating method are disclosed. The bulk-driven current-sense amplifier includes a differential amplifier, a first driver, and a second driver. The first driver is coupled to the differential amplifier, and a first node is formed at a connectivity segment of the first driver. The second drive is coupled to the differential amplifier, and a second node is formed at a connectivity segment of the second driver. When a first switch of the first driver and a second switch of the second driver are turned on, the differential amplifier charges the first node and the second node. When the charging is completed, the first node and the second node respectively have a different stabilized potential according to currents separately flowing through a first memory unit of the first driver and a second memory unit of the second drive, and the differential amplifier generates a voltage.
    • 公开了体驱动电流检测放大器和放大器操作方法。 体驱动电流检测放大器包括差分放大器,第一驱动器和第二驱动器。 第一驱动器耦合到差分放大器,并且第一节点形成在第一驱动器的连接段处。 第二驱动器耦合到差分放大器,并且第二节点形成在第二驱动器的连接段处。 当第一驱动器的第一开关和第二驱动器的第二开关导通时,差分放大器对第一节点和第二节点充电。 当充电完成时,第一节点和第二节点分别根据分别流过第一驱动器的第一存储器单元的电流和第二驱动器的第二存储器单元分别具有不同的稳定电位,并且差分放大器产生电压 。
    • 8. 发明授权
    • Fast-switching word line driver
    • 快速切换字线驱动
    • US08842489B2
    • 2014-09-23
    • US13447318
    • 2012-04-16
    • Hung-Chang YuKu-Feng LinKai-Chun LinYue-Der Chih
    • Hung-Chang YuKu-Feng LinKai-Chun LinYue-Der Chih
    • G11C5/14
    • G11C11/418G11C8/08G11C11/4085
    • A word line driver of a semiconductor memory includes logic circuitry for coupling a word line to a first node set at a first voltage level when the word line driver is in a first state or to a second node set at a second voltage level when the word line driver is in a second state. A capacitor is configured to be charged to a third voltage level that is greater than the first and second voltage levels. First and second transistors are configured to selectively couple the word line to the capacitor and to a third node set at a fourth voltage level when the word line driver is in a third state. The fourth voltage level is greater than the first voltage level and less than the second voltage level.
    • 半导体存储器的字线驱动器包括逻辑电路,用于当字线驱动器处于第一状态时将字线耦合到设置在第一电压电平处的第一节点,或者当字线驱动器处于第二电压电平时将字线耦合到设置为第二电压电平的第二节点 线路驱动器处于第二状态。 电容器被配置为被充电到大于第一和第二电压电平的第三电压电平。 第一和第二晶体管被配置为当字线驱动器处于第三状态时,将字线选择性地耦合到电容器和设置在第四电压电平的第三节点。 第四电压电平大于第一电压电平并小于第二电压电平。