专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US6061746A Device bay system without 1394 PHY/Link interface to device bay controller having a software intercepting a GUID query and returning a stored unique identifier 失效
标题翻译：没有1394 PHY / Link接口的设备托架系统到具有拦截GUID查询并返回存储的唯一标识符的软件的设备托架控制器
公开(公告)号：US6061746A
公开(公告)日：2000-05-09
申请号：US70233
申请日：1998-04-30
申请人： Paul C. Stanley , Rahul V. Lakdawala , Walter G. Fry , Richard Churchill
发明人： Paul C. Stanley , Rahul V. Lakdawala , Walter G. Fry , Richard Churchill
IPC分类号： G06F13/38 , G06F13/14 , G06F9/445 , G06F13/10 , G06F15/17
CPC分类号： G06F13/387
摘要： A method for supporting a USB-based Device Bay Controller without a hardware interface between the DBC and the 1394 bus, by intercepting 1394 GUID queries in software and returning a stored GUID which is set by the manufacturer to be correct for the hardware actually present.
摘要翻译：一种通过在软件中拦截1394个GUID查询并返回由制造商设置为对硬件实际存在的正确的存储的GUID来支持基于USB的设备托架控制器而没有DBC和1394总线之间的硬件接口的方法。

2. 发明授权

US06496938B1 Enhanced PCI clock control architecture 失效
标题翻译：增强的PCI时钟控制架构
公开(公告)号：US06496938B1
公开(公告)日：2002-12-17
申请号：US09502326
申请日：2000-02-11
申请人： Walter G. Fry , Kenneth W. Stufflebeam , Paul C. Stanley
发明人： Walter G. Fry , Kenneth W. Stufflebeam , Paul C. Stanley
IPC分类号： G06F132
CPC分类号： G06F1/3237 , G06F1/3203 , G06F1/3253 , G06F1/3287 , Y02D10/128 , Y02D10/151 , Y02D10/171
摘要： A clock control technique allows reducing the power consumption of devices connected to a computer bus. Individual idle devices can be disconnected from the bus clock by a device clock controller and placed in a low-power state without waiting for all devices on the bus to go idle. When individual devices are idle, transactions on the bus are monitored and unclaimed transactions are claimed by the device clock controller, which then forces a retry of the transaction and reconnects the clock to the idle devices. This brings these devices from the low-power state to a full power state, where they are capable of claiming the transaction when it is retried.
摘要翻译：时钟控制技术允许降低连接到计算机总线的设备的功耗。单个空闲设备可以通过设备时钟控制器与总线时钟断开连接，并处于低功耗状态，而无需等待总线上的所有设备空闲。当单个设备空闲时，监控总线上的事务，并且设备时钟控制器要求无人认领的事务，然后强制重试事务并将时钟重新连接到空闲设备。这使得这些设备从低功耗状态转变为全功率状态，当它们被重试时，它们能够声明该事务。

3. 发明授权

US06219742B1 Method and apparatus for artificially generating general purpose events in an ACPI environment 失效
标题翻译：在ACPI环境中人为地生成通用事件的方法和装置
公开(公告)号：US06219742B1
公开(公告)日：2001-04-17
申请号：US09069271
申请日：1998-04-29
申请人： Paul C. Stanley
发明人： Paul C. Stanley
IPC分类号： G06F1324
CPC分类号： G06F9/4411 , G06F1/26
摘要： A hardware implementation of the General Purpose Event status register supports the ability to assert, under software control, individual General Purpose Event status bits in a General Purpose Event register in an ACPI environment. Software control over the General Purpose Event register allows compensation of a platform electronic apparatus for design defects discovered late in the development cycle. Software control also enables the creation at any time of new “hardware events” which are then processed by the ACPI driver by means of manufacturer provided P-code. The ability to provide a software work-around for a wide range of ACPI related difficulties is advantageously created. Moreover, additional ACPI value-added features can thereafter be developed to differentiate and enhance ACPI compatible products.
摘要翻译：通用事件状态寄存器的硬件实现支持在软件控制下在ACPI环境中通用通用事件寄存器中的各个通用事件状态位的能力。通用事件寄存器的软件控制可以补偿平台电子设备在开发周期后期发现的设计缺陷。软件控制还可以在任何时候创建新的“硬件事件”，然后由制造商提供的P代码由ACPI驱动程序处理。有利地创造了为广泛的ACPI相关困难提供软件解决方案的能力。此外，此后可以开发额外的ACPI增值功能，以区分和增强ACPI兼容产品。

4. 发明授权

US06457069B1 Method and apparatus for providing support for dynamic resource assignment and configuration of peripheral devices when enabling or disabling plug-and-play aware operating systems 失效
公开(公告)号：US06457069B1
公开(公告)日：2002-09-24
申请号：US09121448
申请日：1998-07-23
申请人： Paul C. Stanley
发明人： Paul C. Stanley
IPC分类号： G06F300
CPC分类号： G06F9/4411
摘要： A computer system allows devices to be unmasked so to be detected or to be masked invisible to the Plug-and-Play architecture or similar architectures. When operating under Plug-and-Play, which assigns systems resources to system devices in a predetermined order despite a limited number of such resources, a user uses software to set the switch in the device's memory such that an undesired device becomes “invisible” to a subsequent power-up configuration of the system. Device configuration proceeds in two phases. During a first configuration phase, the invisible device cannot be configured, i.e. cannot be assigned resources, including interrupt request lines. Hence, those lines remain available to other devices on the system that would not have received resource allocation during a prior-art configuration. During the first phase, the other devices can be assigned the necessary resources to operate properly. Thus, software can command a configuration that would otherwise be impossible. During a second phase, yet-unconfigured devices are configured. When commanded to do so by software, the memory is reset such that the device becomes visible and thus configurable by the Plug-and-Play architecture. The switch is either a non-volatile memory on the device itself, or a dedicated region within the PCI configuration space. When the system is rebooted, the devices that are invisible are not assigned resources, while the visible devices are assigned resources including interrupt request lines. Thus, a programmable select mask prevents configuration of the peripheral during a first configuration phase when the peripheral device is masked and permits configuration of the peripheral during the first configuration phase when the peripheral device is unmasked. A programmable select mask register or a programmable select mask routine (the latter being executable by the processor) includes a mask indicator corresponding to a peripheral device. If desired, the mask indicator itself forms the invention. The invention also includes a step of, during a second configuration phase, configuring the peripheral device.

5. 发明授权

US5797031A Method and apparatus for peripheral device control by clients in plural memory addressing modes 失效
标题翻译：用于在多个存储器寻址模式中的客户机进行外围设备控制的方法和装置
公开(公告)号：US5797031A
公开(公告)日：1998-08-18
申请号：US920096
申请日：1997-08-26
申请人： Raymond E. Shapiro , Paul C. Stanley , Steven Schumacher
发明人： Raymond E. Shapiro , Paul C. Stanley , Steven Schumacher
IPC分类号： G06F9/50 , G06F13/00
CPC分类号： G06F9/5016
摘要： A digital data processor has a central processing unit (CPU) that operates in plural addressing modes and or more adapters for receiving peripheral devices, e.g., PCMCIA devices. A first peripheral device service subsystem that handles communications between peripheral devices coupled to the adapters and software clients executing on the CPU in a first addressing mode. A second peripheral device service subsystem that handles communications between peripheral devices coupled to the adapters and clients executing on the CPU in a second addressing mode. The first peripheral device subsystem includes a configuration management section that allocates digital data processor resources, e.g., memory space, input/output channels, direct memory access (DMA) channels and interrupt (IRQ) levels, used for communications between the peripheral devices and clients, regardless of whether those clients are executing in the first or second addressing modes.
摘要翻译：数字数据处理器具有以多种寻址模式操作的中央处理单元（CPU）和/或用于接收外围设备（例如PCMCIA设备）的更多适配器。第一外围设备服务子系统，以第一寻址模式处理耦合到适配器的外围设备与在CPU上执行的软件客户端之间的通信。第二外围设备服务子系统，处理耦合到适配器的外围设备与在第二寻址模式下在CPU上执行的客户端之间的通信。第一外围设备子系统包括配置管理部分，其分配用于外围设备和客户端之间的通信的数字数据处理器资源，例如存储器空间，输入/输出通道，直接存储器存取（DMA）通道和中断（IRQ）无论这些客户端是以第一还是第二寻址模式执行。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式