专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5825229A Electronically tunable voltage level shifter and amplifier therefor 失效
标题翻译：电可调电压电平转换器及其放大器
公开(公告)号：US5825229A
公开(公告)日：1998-10-20
申请号：US594708
申请日：1996-01-31
申请人： Nicolo Manaresi , Eleonora Franchi , Dario Bruno , Biagio Giacalone , Vincenzo Matranga
发明人： Nicolo Manaresi , Eleonora Franchi , Dario Bruno , Biagio Giacalone , Vincenzo Matranga
IPC分类号： G05F3/24 , G05F3/26 , H03F3/30 , H03L5/00
CPC分类号： H03F3/3001 , G05F3/242 , G05F3/262
摘要： A voltage level shift circuit has a first input receiving a first voltage signal and a second input receiving a second voltage signal. The voltage level shift circuit is structured to generate an output voltage at an output terminal which is equal to a sum of the first and second voltage signals. The first voltage signal may be varied to vary a shift of the second voltage signal.
摘要翻译：电压电平移位电路具有接收第一电压信号的第一输入端和接收第二电压信号的第二输入端。电压电平移位电路被构造为在输出端产生等于第一和第二电压信号之和的输出电压。可以改变第一电压信号以改变第二电压信号的移位。

2. 发明授权

US06424957B1 Method and apparatus for parallel processing of fuzzy rules 失效
标题翻译：模糊规则并行处理的方法和装置
公开(公告)号：US06424957B1
公开(公告)日：2002-07-23
申请号：US08938117
申请日：1997-09-26
申请人： Vincenzo Matranga , Biagio Giacalone , Massimo Abruzzese
发明人： Vincenzo Matranga , Biagio Giacalone , Massimo Abruzzese
IPC分类号： G06F1518
CPC分类号： G06N7/04
摘要： Method and apparatus of parallel processing of multiple inference rules organized in fuzzy sets or logical functions of multiple fuzzy sets including membership functions defined in a so-called universe of discourse. The inference rules are configured essentially as IF-THEN rules with at least one antecedent preposition and at least one consequent implication. The prepositions have at least one term of comparison between membership functions and a plurality of input data and each term is separated by logical operators. The method associates with the logical operators maximum and minimum operations among two or more elements and calculates exhaustively the overall degree of truth (&OHgr;) of a rule with a maximum or minimum of N partial truth levels. The method is accomplished by a plurality of identical, parallel inferential processors. Each inferential processor determines a preposition or a partial truth level of a preposition.
摘要翻译：在多个模糊集合的模糊集或逻辑函数中组织的多个推理规则的并行处理的方法和装置，包括在所谓的话语世界中定义的隶属函数。推理规则基本上被配置为具有至少一个先行介词的IF-THEN规则和至少一个后果含义。介词具有至少一个术语的隶属函数和多个输入数据之间的比较，每个术语由逻辑运算符分隔。该方法与两个或更多个元素中的逻辑运算符最大和最小运算相关联，并且计算具有最大或最小N个部分真实级别的规则的总体真实度（OMEGA）。该方法由多个相同的并行推理处理器完成。每个推理处理器确定介词的介词或部分真实级别。

3. 发明授权

US5710867A Method for parallel processing of fuzzy logic inference rules and corresponding circuit architecture with fuzzy inputs and outputs 失效
标题翻译：用于模糊逻辑推理规则的并行处理和具有模糊输入和输出的相应电路架构的方法
公开(公告)号：US5710867A
公开(公告)日：1998-01-20
申请号：US431687
申请日：1995-05-02
申请人： Biagio Giacalone , Vincenzo Catania , Claudio Luzzi , Vincenzo Matranga
发明人： Biagio Giacalone , Vincenzo Catania , Claudio Luzzi , Vincenzo Matranga
IPC分类号： G06F9/44 , G06N7/02 , G06N7/04 , H03K19/20 , G06G7/00
CPC分类号： G06N7/04 , Y10S706/90
摘要： A method and system for processing a plurality of fuzzy logic rules. The system includes a plurality of fuzzy logic lines, each fuzzy logic line corresponding to one of the fuzzy logic rules and including a calculating device. Each calculating device has an input terminal for receiving a series of weights and an output terminal for outputting an overall truth value according to the received series of weights and at least one logical operator of the fuzzy logic rule corresponding to the fuzzy logic line. The system further includes processing circuitry coupled to each fuzzy logic line, for receiving the overall truth value from each line, and outputting a fuzzy logic value according to the received overall truth values.
摘要翻译：一种用于处理多个模糊逻辑规则的方法和系统。该系统包括多个模糊逻辑线，每个模糊逻辑线对应于模糊逻辑规则之一并且包括计算装置。每个计算装置具有用于接收一系列权重的输入端子和用于根据接收到的一系列权重输出总体真值的输出端子和与模糊逻辑线对应的模糊逻辑规则的至少一个逻辑运算符。该系统还包括耦合到每个模糊逻辑线路的处理电路，用于从每条线路接收总体真值，并根据接收到的总真值输出模糊逻辑值。

4. 发明授权

US5796917A Method and apparatus for parallel processing of fuzzy rules 失效
标题翻译：模糊规则并行处理的方法和装置
公开(公告)号：US5796917A
公开(公告)日：1998-08-18
申请号：US434161
申请日：1995-05-02
申请人： Vincenzo Matranga , Biagio Giacalone , Massimo Abruzzese
发明人： Vincenzo Matranga , Biagio Giacalone , Massimo Abruzzese
IPC分类号： G06F9/44 , G06N7/02 , G06N7/04 , H03K19/20 , G06G7/00
CPC分类号： G06N7/04
摘要： Method and apparatus of parallel processing of multiple inference rules organized in fuzzy sets or logical functions of multiple fuzzy sets including membership functions defined in a so-called universe of discourse. The inference rules are configured essentially as IF-THEN rules with at least one antecedent preposition and at least one consequent implication. The prepositions have at least one term of comparison between membership functions and a plurality of input data and each term is separated by logical operators. The method associates with the logical operators maximum and minimum operations among two or more elements and calculates exhaustively the overall degree of truth (.OMEGA.) of a rule with a maximum or minimum of N partial truth levels. The method is accomplished by a plurality of identical, parallel inferential processors. Each inferential processor determines a preposition or a partial truth level of a preposition.
摘要翻译：在多个模糊集合的模糊集或逻辑函数中组织的多个推理规则的并行处理的方法和装置，包括在所谓的话语世界中定义的隶属函数。推理规则基本上被配置为具有至少一个先行介词的IF-THEN规则和至少一个后果含义。介词具有至少一个术语的隶属函数和多个输入数据之间的比较，每个术语由逻辑运算符分隔。该方法与两个或更多个元素中的逻辑运算符最大和最小运算相关联，并且计算具有最大或最小N个部分真实级别的规则的总体真实度（OMEGA）。该方法由多个相同的并行推理处理器完成。每个推理处理器确定介词的介词或部分真实级别。

5. 发明授权

US06925336B2 Control unit for electronic microcontrollers or microprocessors and method of making 有权
标题翻译：电子微控制器或微处理器的控制单元及制作方法
公开(公告)号：US06925336B2
公开(公告)日：2005-08-02
申请号：US10687200
申请日：2003-10-16
申请人： Liliana Arcidiacono , Vincenzo Matranga
发明人： Liliana Arcidiacono , Vincenzo Matranga
IPC分类号： G06F9/22 , G06F9/26 , G06F9/28 , G06F9/318 , G05B11/01
CPC分类号： G06F9/30181 , G06F9/267 , G06F9/28
摘要： A method of designing and fabricating a control unit for electronic microcontrollers or microprocessors that includes fabricating a finite state machine having at least one combinatorial network, the finite state machine having a plurality of control subunits, each control subunit structured to correspond to one combinatorial logic network. Each unit in the plurality of control subunits is independently connected to an arbitration block to provide information about a possible future state and to receive a present state command.
摘要翻译：一种设计和制造用于电子微控制器或微处理器的控制单元的方法，包括制造具有至少一个组合网络的有限状态机，所述有限状态机具有多个控制子单元，每个控制子单元被构造为对应于一个组合逻辑网络。多个控制子单元中的每个单元独立地连接到仲裁块以提供关于可能的未来状态的信息并且接收当前状态命令。

6. 发明授权

US06199056B1 Apparatus for dividing an integer by 2n with over or under approximation 有权
标题翻译：用于将整数除以2n以上或近似的装置
公开(公告)号：US06199056B1
公开(公告)日：2001-03-06
申请号：US09174770
申请日：1998-10-19
申请人： Francesco Pappalardo , Vincenzo Matranga , Davide Tesi , Dario Di Bella
发明人： Francesco Pappalardo , Vincenzo Matranga , Davide Tesi , Dario Di Bella
IPC分类号： G06G700
CPC分类号： G06F7/49963 , G06F7/48 , G06N7/04 , Y10S706/90
摘要： An apparatus over or under approximates the result of dividing a binary number representing an integer 2n. The division by 2n is performed by truncating the n least significant bits of the integer. In order to over or under approximate the result, the nth truncated bit, i.e., the most significant bit of the n-truncated less significant bits, is added to the integer represented by the remaining non-truncated bits.
摘要翻译：超过或低于近似于表示整数2n的二进制数的结果的装置。通过截断整数的n个最低有效位来执行2n的除法。为了超过或低于近似结果，第n个截断位，即n个截断的较低有效位的最高有效位被添加到由剩余的非截断位表示的整数。

7. 发明授权

US09007844B2 Control system for memory device 有权
标题翻译：存储设备控制系统
公开(公告)号：US09007844B2
公开(公告)日：2015-04-14
申请号：US13532994
申请日：2012-06-26
申请人： Giuseppe Castagna , Vincenzo Matranga , Maurizio Francesco Perroni
发明人： Giuseppe Castagna , Vincenzo Matranga , Maurizio Francesco Perroni
IPC分类号： G11C16/06 , G11C5/14 , G11C16/30
CPC分类号： G11C5/14 , G11C16/30
摘要： A nonvolatile memory device includes a discharge circuit configured to selectively connect circuit nodes to discharge terminals through corresponding discharge paths, and an accumulation device for accumulating electric charge. A driving circuit is for driving the discharge circuit in such a way to connect at least a part of such circuit nodes to the discharge terminals if the value of the external supply voltage falls below a corresponding threshold. A supply circuit is for supplying the driving circuit with an intermediate supply voltage. Each one of the intermediate supply voltages is the corresponding external supply voltage when the value of the external supply voltage is higher than the corresponding threshold, or it is an internal voltage locally generated by the supply circuit by exploiting the electric charge stored by the accumulation device when the value of the external supply voltage is lower than the corresponding threshold.
摘要翻译：非易失性存储器件包括放电电路，其被配置为通过相应的放电路径选择性地将电路节点连接到放电端子，以及用于累积电荷的累积装置。如果外部电源电压的值低于相应的阈值，则驱动电路用于驱动放电电路，以将至少一部分这样的电路节点连接到放电端子。供电电路用于向驱动电路提供中间供电电压。当外部电源电压的值高于相应的阈值时，中间电源电压中的每一个是相应的外部电源电压，或者是通过利用蓄积装置存储的电荷由供电电路局部产生的内部电压当外部电源电压的值低于相应的阈值时。

8. 发明授权

US5875438A Method for storing membership functions and related circuit for calculating a grade of membership of antecedents of fuzzy rules 失效
标题翻译：用于存储隶属函数的方法和相关电路，用于计算模糊规则前提成员的等级
公开(公告)号：US5875438A
公开(公告)日：1999-02-23
申请号：US624736
申请日：1996-03-26
申请人： Francesco Pappalardo , Vincenzo Matranga , Davide Tesi , Dario Di Bella
发明人： Francesco Pappalardo , Vincenzo Matranga , Davide Tesi , Dario Di Bella
IPC分类号： G06F9/44 , G06F7/48 , G06F7/499 , G06N7/02 , G06N7/04 , G06G7/00
CPC分类号： G06F7/49963 , G06F7/48 , G06N7/04 , Y10S706/90
摘要： A method for storing a membership function, include storing a position of a vertex of a triangle that defines the membership function in a universe of discourse and storing a first distance between the position of the vertex a point of intersection between a left side of the triangle and an axis of the universe of discourse. Further, the method includes storing a second distance between the position of the vertex and point of intersection between right side of the triangle and the axis of the universe of discourse. The present invention furthermore relates to a circuit for calculating a grade of membership of an antecedent of a fuzzy rule, and is adapted to fuzzify an input variable by adopting the geometric proportions that occur between homologous sides of similar triangles defined by the position of the input value in the universe of discourse.
摘要翻译：一种用于存储隶属函数的方法，包括将定义所述隶属函数的三角形顶点的位置存储在话语世界中，并且在所述顶点的位置之间存储所述三角形的左侧之间的交点之间的第一距离和话语世界的轴心。此外，该方法包括在顶点的位置和三角形的右侧与话语的轴的轴线之间存储第二距离。本发明还涉及一种用于计算模糊规则的前提的隶属度等级的电路，并且适于通过采用由输入的位置定义的类似三角形的同源侧之间出现的几何比例来模糊输入变量在话语世界中的价值。

9. 发明授权

US06668199B1 Fabrication method for a control unit for electronic microcontrollers or micoprocessors 失效
标题翻译：用于电子微控制器或微处理器的控制单元的制造方法
公开(公告)号：US06668199B1
公开(公告)日：2003-12-23
申请号：US09595759
申请日：2000-06-16
申请人： Liliana Arcidiacono , Vincenzo Matranga
发明人： Liliana Arcidiacono , Vincenzo Matranga
IPC分类号： G05B1101
CPC分类号： G06F9/30181 , G06F9/267 , G06F9/28
摘要： A method of fabricating or designing a control unit for electronic microcontrollers or microprocessors that includes fabricating a finite state machine having at least one combinatorial network, the finite state machine having a plurality of control sub-units, each structured to correspond to one combinatorial logic network. Each unit in the plurality of control sub-units is independently connected to an arbitration block to provide information about a possible future state and receive a present state command.
摘要翻译：一种制造或设计用于电子微控制器或微处理器的控制单元的方法，包括制造具有至少一个组合网络的有限状态机，所述有限状态机具有多个控制子单元，每个控制子单元被构造为对应于一个组合逻辑网络。多个控制子单元中的每个单元独立地连接到仲裁块以提供关于可能的未来状态的信息并且接收当前状态命令。

10. 发明授权

US5915247A Method for storing membership functions and related circuit for calculating a grade of membership of antecedents of fuzzy rules 失效
标题翻译：用于存储隶属函数的方法和相关电路，用于计算模糊规则前提成员的等级
公开(公告)号：US5915247A
公开(公告)日：1999-06-22
申请号：US938379
申请日：1997-09-26
申请人： Francesco Pappalardo , Vincenzo Matranga , Davide Tesi , Dario Di Bella
发明人： Francesco Pappalardo , Vincenzo Matranga , Davide Tesi , Dario Di Bella
IPC分类号： G06F9/44 , G06F7/48 , G06F7/499 , G06N7/02 , G06N7/04 , G06F15/18
CPC分类号： G06F7/49963 , G06F7/48 , G06N7/04 , Y10S706/90
摘要： A method for storing a membership function, include storing a position of a vertex of a triangle that defines the membership function in a universe of discourse and storing a first distance between the position of the vertex a point of intersection between a left side of the triangle and an axis of the universe of discourse. Further, the method includes storing a second distance between the position of the vertex and point of intersection between right side of the triangle and the axis of the universe of discourse. The present invention furthermore relates to a circuit for calculating a grade of membership of an antecedent of a fuzzy rule, and is adapted to fuzzyfy an input variable by adopting the geometric proportions that occur between homologous sides of similar triangles defined by the position of the input value in the universe of discourse.
摘要翻译：一种用于存储隶属函数的方法，包括将定义所述隶属函数的三角形顶点的位置存储在话语世界中，并且在所述顶点的位置之间存储所述三角形的左侧之间的交点之间的第一距离和话语世界的轴心。此外，该方法包括在顶点的位置和三角形的右侧与话语的轴的轴线之间存储第二距离。本发明还涉及一种用于计算模糊规则的前提的隶属度等级的电路，并且适于通过采用由输入的位置定义的类似三角形的同源边之间发生的几何比例来模糊输入变量在话语世界中的价值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式