专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07450525B2 Method for discovering topology in Ethernet network 有权
标题翻译：在以太网中发现拓扑的方法
公开(公告)号：US07450525B2
公开(公告)日：2008-11-11
申请号：US11229266
申请日：2005-09-15
申请人： Myung-Hee Son , Bheom-Soon Joo , Hae-Won Jung
发明人： Myung-Hee Son , Bheom-Soon Joo , Hae-Won Jung
IPC分类号： H04L12/28 , G06F15/173
CPC分类号： H04L41/12 , H04L41/0213 , H04L45/02 , H04L45/48
摘要： Provided is a topology discovery method for an Ethernet network that can effectively discover a physical topology with respect to the Ethernet network of a mesh structure without developing and using a separate control protocol. The topology discovery method in an Ethernet network includes the steps of: acquiring an interface management information base (MIB) and a bridge MIB; defining and storing information for discovering a physical topology; discovering an edge bridge that divides a boundary between a bridge network and a host network; discovering the physical topology with respect to the bridge network by using the schema; discovering the connection relationship with the host network by using an address learning address forwarding table (AFT) with respect to the edge bridge included in the bridge network; and outputting the connection relationship of the bridge network and the host network as a graph.
摘要翻译：提供了一种用于以太网的拓扑发现方法，其可以有效地发现相对于网状结构的以太网的物理拓扑，而不开发和使用单独的控制协议。以太网中的拓扑发现方法包括以下步骤：获取接口管理信息库（MIB）和桥接MIB; 定义和存储用于发现物理拓扑的信息; 发现划分桥接网络和主机网络之间边界的边缘网桥; 通过使用模式发现相对于网络网络的物理拓扑; 通过使用包括在桥网络中的边缘网桥的地址学习地址转发表（AFT）来发现与主机网络的连接关系; 并作为图形输出桥接网络和主机网络的连接关系。

2. 发明申请

US20060133299A1 Method for discovering topology in Ethernet network 有权
标题翻译：在以太网中发现拓扑的方法
公开(公告)号：US20060133299A1
公开(公告)日：2006-06-22
申请号：US11229266
申请日：2005-09-15
申请人： Myung-Hee Son , Bheom-Soon Joo , Hae-Won Jung
发明人： Myung-Hee Son , Bheom-Soon Joo , Hae-Won Jung
IPC分类号： H04L12/28 , H04L12/56
CPC分类号： H04L41/12 , H04L41/0213 , H04L45/02 , H04L45/48
摘要： Provided is a topology discovery method for an Ethernet network that can effectively discover a physical topology with respect to the Ethernet network of a mesh structure without developing and using a separate control protocol. The topology discovery method in an Ethernet network includes the steps of: acquiring an interface management information base (MIB) and a bridge MIB; defining and storing information for discovering a physical topology; discovering an edge bridge that divides a boundary between a bridge network and a host network; discovering the physical topology with respect to the bridge network by using the schema; discovering the connection relationship with the host network by using an address learning address forwarding table (AFT) with respect to the edge bridge included in the bridge network; and outputting the connection relationship of the bridge network and the host network as a graph.
摘要翻译：提供了一种用于以太网的拓扑发现方法，其可以有效地发现相对于网状结构的以太网的物理拓扑，而不开发和使用单独的控制协议。以太网中的拓扑发现方法包括以下步骤：获取接口管理信息库（MIB）和桥接MIB; 定义和存储用于发现物理拓扑的信息; 发现划分桥接网络和主机网络之间边界的边缘网桥; 通过使用模式发现相对于网络网络的物理拓扑; 通过使用包括在桥网络中的边缘网桥的地址学习地址转发表（AFT）来发现与主机网络的连接关系; 并作为图形输出桥接网络和主机网络的连接关系。

3. 发明授权

US07623593B2 Data receiving apparatus capable of compensating for reduced timing margin caused by inter-symbol interference and method thereof 有权
标题翻译：能够补偿由符号间干扰引起的缩小定时裕度的数据接收装置及其方法
公开(公告)号：US07623593B2
公开(公告)日：2009-11-24
申请号：US11181627
申请日：2005-07-13
申请人： Tae-Sik Cheung , Dae-Ub Kim , Bheom-Soon Joo , Hae-Won Jung
发明人： Tae-Sik Cheung , Dae-Ub Kim , Bheom-Soon Joo , Hae-Won Jung
IPC分类号： H04L25/06
CPC分类号： H04L25/03012 , H04L25/061
摘要： Provided are a data receiving apparatus that can determine data by adjusting a reference level for determining a logic value of inputted data based on Inter-Symbol Interference in a data signal inputted through a transmission line, and receive the data without errors by compensating for timing margin decrease caused by the inter-symbol interference, and a method thereof. The apparatus includes: a reference generator for monitoring the level of an inputted data signal or generating reference levels according to an external control command; a comparator for comparing the inputted data with the reference levels and determining logic values of the inputted data; a selector for selecting the logic values of the inputted data as a valid logic value; and a selection controller for monitoring the valid logic value of the selector, transmitting a selection control signal to the selector, and controlling a process for selecting the valid logic value.
摘要翻译：提供了一种数据接收装置，其可以通过基于通过传输线输入的数据信号中的符号间干扰来调整用于确定输入数据的逻辑值的参考电平来确定数据，并且通过补偿定时裕度来接收数据而没有错误由符号间干扰引起的减少及其方法。该装置包括：参考发生器，用于监视输入数据信号的电平或根据外部控制命令产生参考电平; 比较器，用于将输入的数据与参考电平进行比较，并确定输入的数据的逻辑值; 用于选择输入数据的逻辑值作为有效逻辑值的选择器; 以及选择控制器，用于监视选择器的有效逻辑值，向选择器发送选择控制信号，以及控制用于选择有效逻辑值的处理。

4. 发明授权

US07508838B2 Ethernet port apparatus supporting multiple physical media, media managing method therefor, and switching system using the same 有权
标题翻译：支持多个物理介质的以太网端口设备，其媒体管理方法以及使用该物理介质的交换系统
公开(公告)号：US07508838B2
公开(公告)日：2009-03-24
申请号：US11120669
申请日：2005-05-02
申请人： Dae-Ub Kim , Tae-Sik Cheung , Bheom-Soon Joo , Hae-Won Jung
发明人： Dae-Ub Kim , Tae-Sik Cheung , Bheom-Soon Joo , Hae-Won Jung
IPC分类号： H04L12/56
CPC分类号： H04L49/351 , H04L49/40 , H04L69/18
摘要： Provided is an Ethernet port apparatus supporting multiple physical media, a physical medium managing method, and a switching system using the same. The Ethernet port apparatus of the present research can use and manage multiple transmission media by freely selecting and exchanging the transmission media in a system using an Ethernet port. The Ethernet port apparatus supporting multiple physical media, which includes: a main board unit for supporting hot swap and power supply; a detachable physical medium-based sub-board unit for generating a control signal, transmitting the control signal to the main board means, performing a transceiving function suitable for the desired physical medium; and a physical medium support fixing unit for transmitting variable power, a power control signal, a physical medium control signal, a physical medium state information, and physical medium-dependent bitstream between the main board unit and the sub-board unit.
摘要翻译：提供了支持多个物理介质的以太网端口设备，物理介质管理方法以及使用该物理介质管理方法的交换系统。本研究的以太网端口设备可以通过在使用以太网端口的系统中自由选择和交换传输介质来使用和管理多个传输介质。支持多种物理介质的以太网端口设备，包括：支持热插拔和电源的主板单元; 用于产生控制信号的可拆卸物理介质的子板单元，将控制信号发送到主板装置，执行适合于所需物理介质的收发功能; 以及用于在主板单元和子板单元之间传输可变功率的物理介质支持固定单元，功率控制信号，物理介质控制信号，物理介质状态信息和物理介质依赖比特流。

5. 发明申请

US20060156105A1 Data receiving apparatus capable of compensating for reduced timing margin caused by inter-symbol interference and method thereof 有权
公开(公告)号：US20060156105A1
公开(公告)日：2006-07-13
申请号：US11181627
申请日：2005-07-13
申请人： Tae-Sik Cheung , Dae-Ub Kim , Bheom-Soon Joo , Hae-Won Jung
发明人： Tae-Sik Cheung , Dae-Ub Kim , Bheom-Soon Joo , Hae-Won Jung
IPC分类号： G01R31/28
CPC分类号： H04L25/03012 , H04L25/061
摘要： Provided are a data receiving apparatus that can determine data by adjusting a reference level for determining a logic value of inputted data based on Inter-Symbol Interference in a data signal inputted through a transmission line, and receive the data without errors by compensating for timing margin decrease caused by the inter-symbol interference, and a method thereof. The apparatus includes: a reference generator for monitoring the level of an inputted data signal or generating reference levels according to an external control command; a comparator for comparing the inputted data with the reference levels and determining logic values of the inputted data; a selector for selecting the logic values of the inputted data as a valid logic value; and a selection controller for monitoring the valid logic value of the selector, transmitting a selection control signal to the selector, and controlling a process for selecting the valid logic value.

6. 发明授权

US08477626B2 Packet processing apparatus for realizing wire-speed, and method thereof 失效
标题翻译：实现线速的分组处理装置及其方法
公开(公告)号：US08477626B2
公开(公告)日：2013-07-02
申请号：US12345618
申请日：2008-12-29
申请人： Jin-Ho Hahm , Hae-Won Jung
发明人： Jin-Ho Hahm , Hae-Won Jung
IPC分类号： G01R31/08 , G06F11/00 , G08C15/00 , H04J1/16 , H04J3/14 , H04L1/00 , H04L12/26
CPC分类号： H04L49/90
摘要： Provided are a packet processing apparatus for realizing a wire-speed, and a method thereof. The packet processing apparatus realizes a wire-speed by making an inputted packet be processed in another packet processing apparatus instead of processing the inputted packet for itself. The packet processing apparatus for realizing a wire-speed by having an inputted packet processed in a packet processor of another packet processing apparatus by making an inputted packet detour a packet processor into a detour path, includes: a packet classifier for classifying and storing the inputted packet in a multi-queue based on a priority; a queue manager for including the multi-queue, determining a detour packet among packets stored in the multi-queue and marking the packet as a detour packet; and a packet scheduler for transmitting the packet designated as the detour packet to the detour path. The apparatus is used for a packet communication system.
摘要翻译：提供一种用于实现线速的分组处理装置及其方法。分组处理装置通过使输入的分组在另一个分组处理装置中被处理而实现线速，而不是自己处理输入的分组。一种分组处理装置，用于通过使输入分组在另一个分组处理装置的分组处理器中进行处理，使分组处理器绕行到绕行路径中来实现线速度，包括：分组分类器，用于对输入的分组处理进行分类和存储基于优先级的多队列中的分组; 用于包括所述多队列的队列管理器，确定存储在所述多队列中的分组中的绕行分组，并将所述分组标记为绕行分组; 以及分组调度器，用于将指定为迂回分组的分组发送到迂回路径。该装置用于分组通信系统。

7. 发明授权

US08612239B2 Apparatus and method for coding audio data based on input signal distribution characteristics of each channel 有权
标题翻译：基于每个通道的输入信号分布特性对音频数据进行编码的装置和方法
公开(公告)号：US08612239B2
公开(公告)日：2013-12-17
申请号：US12518263
申请日：2007-12-07
申请人： Mi-Suk Lee , Do-Young Kim , Hae-Won Jung
发明人： Mi-Suk Lee , Do-Young Kim , Hae-Won Jung
IPC分类号： G10L21/00
CPC分类号： G10L19/008
摘要： Provided is an audio coding apparatus and method that can selectively apply a operation mode of a coding module for stereo or multi-channel representation according to input signal characteristics of each channel, when voice or music signals are transmitted using an audio codec in portable terminals capable of stereo or multi-channel input and output. The audio coding apparatus includes a down-mixer for down-mixing multi-channel audio signals into mono signals; a coder for coding the mono signals; an input channel correlation analyzer for deciding whether to give them stereo effect based on their signal distribution characteristics, and outputting a control signal indicating whether to perform stereo representation process; and a stereo representation unit for performing stereo representation process onto the multi-channel audio signals when the control signal indicating to perform stereo representation process.
摘要翻译：提供了一种音频编码装置和方法，当使用便携式终端的音频编解码器传输语音或音乐信号时，可以根据每个信道的输入信号特性选择性地应用用于立体声或多声道表示的编码模块的操作模式的立体声或多声道输入和输出。音频编码装置包括用于将多声道音频信号降混为单声道信号的下混频器; 用于对单声道信号进行编码的编码器; 输入信道相关分析器，用于基于它们的信号分布特性决定是否给出立体声效果，并输出指示是否执行立体声表示处理的控制信号; 以及立体声表示单元，用于当指示执行立体声表示处理的控制信号时，对多声道音频信号执行立体声表示处理。

8. 发明授权

US07623444B2 Apparatus and method for redundancy control of duplex switch board 有权
标题翻译：双工交换板冗余控制的装置和方法
公开(公告)号：US07623444B2
公开(公告)日：2009-11-24
申请号：US11172331
申请日：2005-06-30
申请人： YongWook Ra , Byungjun Ahn , Hae-Won Jung
发明人： YongWook Ra , Byungjun Ahn , Hae-Won Jung
IPC分类号： H04J1/16 , G06F11/00 , G06F1/30 , H04L1/24
CPC分类号： H04J3/0685 , H04L7/0008 , H04L49/1523
摘要： An apparatus and method for a redundancy control in duplex switch boards in a high speed network system are provided. The apparatus includes: a switching unit for switching data inputted one of the duplex switch boards to a destination line card; a state controlling unit for controlling a clock state of an opponent switch board between the duplex switch boards; an IPC controlling unit for controlling an inter processor communication (IPC) of a platform of the communication network system; a processing unit for controlling the IPC controlling unit and the state controlling unit of the duplex switch boards; and a clock controlling unit for synchronizing a clock between the duplex switch boards.
摘要翻译：提供了一种用于高速网络系统中双工交换板冗余控制的装置和方法。该装置包括：切换单元，用于将输入一个双工交换板的数据切换到目的线路卡; 状态控制单元，用于控制双面开关板之间的对方开关板的时钟状态; IPC控制单元，用于控制通信网络系统的平台的处理器间通信（IPC）; 用于控制双工交换板的IPC控制单元和状态控制单元的处理单元; 以及用于在双工交换板之间同步时钟的时钟控制单元。

9. 发明申请

US20090116504A1 PACKET PROCESSING APPARATUS FOR REALIZING WIRE-SPEED, AND METHOD THEREOF 失效
标题翻译：用于实现线速度的分组处理装置及其方法
公开(公告)号：US20090116504A1
公开(公告)日：2009-05-07
申请号：US12345618
申请日：2008-12-29
申请人： Jin-Ho Hahm , Hae-Won Jung
发明人： Jin-Ho Hahm , Hae-Won Jung
IPC分类号： H04L12/56
CPC分类号： H04L49/90
摘要： Provided are a packet processing apparatus for realizing a wire-speed, and a method thereof. The packet processing apparatus realizes a wire-speed by making an inputted packet be processed in another packet processing apparatus instead of processing the inputted packet for itself. The packet processing apparatus for realizing a wire-speed by having an inputted packet processed in a packet processor of another packet processing apparatus by making an inputted packet detour a packet processor into a detour path, includes: a packet classifier for classifying and storing the inputted packet in a multi-queue based on a priority; a queue manager for including the multi-queue, determining a detour packet among packets stored in the multi-queue and marking the packet as a detour packet; and a packet scheduler for transmitting the packet designated as the detour packet to the detour path. The apparatus is used for a packet communication system.
摘要翻译：提供一种用于实现线速的分组处理装置及其方法。分组处理装置通过使输入的分组在另一个分组处理装置中被处理而实现线速，而不是自己处理输入的分组。一种分组处理装置，用于通过使输入分组在另一个分组处理装置的分组处理器中处理的输入分组绕过分组处理器到绕行路径中来实现线速，包括：分组分类器，用于对输入的分组处理进行分类和存储基于优先级的多队列中的分组; 用于包括所述多队列的队列管理器，确定存储在所述多队列中的分组中的绕行分组，并将所述分组标记为绕行分组; 以及分组调度器，用于将指定为迂回分组的分组发送到迂回路径。该装置用于分组通信系统。

10. 发明授权

US07230957B2 Method and apparatus for multiplexing and demultiplexing variable-length packets 失效
标题翻译：用于复用和解复用可变长度分组的方法和装置
公开(公告)号：US07230957B2
公开(公告)日：2007-06-12
申请号：US10228073
申请日：2002-08-27
申请人： Sung-soo Kang , Tae-kyu Kang , Hae-Won Jung , Hyeong-ho Lee
发明人： Sung-soo Kang , Tae-kyu Kang , Hae-Won Jung , Hyeong-ho Lee
IPC分类号： H04J3/04 , H04L12/56
CPC分类号： H04L12/40032 , H04J3/047 , H04L12/40039 , H04L12/413 , H04L12/56 , Y02D50/42
摘要： Provided are a method and apparatus for multiplexing and demultiplexing variable-length high-speed packets. According to the method and apparatus, a plurality of one-gigabit Ethernet frames are multiplexed into a single 10-gigabit Ethernet frame and the single 10-gigabit Ethernet frame is demultiplexed into the plurality of one-gigabit Ethernet frames. In order to process variable-length high-speed packets, packet multiplexing instead of simple TDM is used and a larger input bandwidth than an output bandwidth is used, so that a statistical multiplex effect is accomplished. In addition, standard interface is used for input and output interface, so existing universal chips can be used.
摘要翻译：提供了一种用于复用和解复用可变长度高速分组的方法和装置。根据该方法和装置，将多个千兆比特以太网帧复用到单个10千兆比特以太网帧中，并且将单个10吉比特以太网帧解复用为多个1千兆以太网帧。为了处理可变长度的高速分组，使用分组多路复用而不是简单的TDM，并且使用比输出带宽更大的输入带宽，从而实现统计多路复用效应。此外，标准接口用于输入和输出接口，因此可以使用现有的通用芯片。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式