专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100261862A1 FLAME-RETARDANT PROCESSING METHOD AND FLAME-RETARDED CELLULOSIC FIBER MATERIAL 审中-公开
标题翻译：阻燃加工方法和阻燃纤维素纤维材料
公开(公告)号：US20100261862A1
公开(公告)日：2010-10-14
申请号：US12677219
申请日：2009-01-29
申请人： Minoru Sugiyama , Ichiro Ozawa , Hiroaki Inoue , Yasushi Tomotani , Susumu Katsuen , Kunihiro Oshima
发明人： Minoru Sugiyama , Ichiro Ozawa , Hiroaki Inoue , Yasushi Tomotani , Susumu Katsuen , Kunihiro Oshima
IPC分类号： C08B15/06
CPC分类号： D06M10/008 , C09K21/14 , D06M11/60 , D06M13/325 , D06M13/46 , D06M14/22 , D06M15/3564 , D06M15/61 , D06M2101/06 , D06M2200/30
摘要： A flame-retardant processing method, containing: a radiation processing step of irradiating a cellulosic fiber material with radiation; a phosphorus processing step of adding a radically polymerizable phosphorus-containing compound to the cellulosic fiber material; and an amine processing step of adding an amine compound to the cellulosic fiber material, and a flame-retarded cellulosic fiber material prepared by the method above.
摘要翻译： 1.一种阻燃处理方法，其特征在于，包括：放射线照射纤维素纤维材料的放射线加工工序; 向纤维素纤维材料添加自由基聚合性含磷化合物的磷处理工序; 以及将胺化合物加入到纤维素纤维材料中的胺加工步骤和通过上述方法制备的阻燃纤维素纤维材料。

2. 发明授权

US09553604B2 Information processing system, information compression device, information decompression device, information processing method, and program 有权
标题翻译：信息处理系统，信息压缩装置，信息解压装置，信息处理方法和程序
公开(公告)号：US09553604B2
公开(公告)日：2017-01-24
申请号：US13262181
申请日：2010-03-19
申请人： Hiroaki Inoue
发明人： Hiroaki Inoue
IPC分类号： H03M7/30 , G11C7/10 , H04L29/12 , G11C29/00
CPC分类号： H03M7/30 , G11C7/103 , G11C29/003 , H04L29/12311
摘要： In order to improve the compression rate for configuration information including address information and data information when transmitting or storing configuration information which includes addresses and data having differing characteristics, an information compression device is provided with a compressor which receives as input and compresses the configuration information provided with the addresses and data, and a compressed information storage module for storing the configuration information which is compressed, that is, compressed configuration information, as the information to be decompressed for the user, said compressor including an information separating module for separating the configuration information into address information and data information, an address compressor and data compressor which separately compress the separated address information and data information, and a compressed information outputting module for combining the compressed address information and data information and outputting the result as compressed configuration information.
摘要翻译：为了在发送或存储具有不同特征的地址和数据的配置信息的情况下提高包括地址信息和数据信息的配置信息的压缩率，信息压缩装置设置有作为输入接收并压缩提供的配置信息的压缩器具有地址和数据的压缩信息存储模块，以及用于将被压缩的配置信息（即，压缩配置信息）存储为要为用户解压缩的信息的压缩信息存储模块，所述压缩器包括用于分离配置信息的信息分离模块地址信息和数据信息，分离地压缩分离的地址信息和数据信息的地址压缩器和数据压缩器，以及压缩信息输出模块，用于将压缩的地址信息和数据信息并将结果作为压缩配置信息输出。

3. 发明授权

US09164905B2 Semiconductor integrated circuit device, method of controlling semiconductor integrated circuit device, and cache device 有权
标题翻译：半导体集成电路器件，半导体集成电路器件的控制方法及缓存器件
公开(公告)号：US09164905B2
公开(公告)日：2015-10-20
申请号：US13393814
申请日：2010-08-18
申请人： Hiroaki Inoue
发明人： Hiroaki Inoue
IPC分类号： G06F12/00 , G06F12/08
CPC分类号： G06F12/0802 , G06F2212/1028 , Y02D10/13
摘要： There are provided a semiconductor integrated circuit device, a method of controlling a semiconductor integrated circuit device, and a cache device capable of efficiently implementing power saving, wherein the cache device includes a low-voltage operation enabling cache (200), and a small-area cache (300) having a type different from that of the cache (200), the cache (200) and the cache (300) being independently supplied with source voltage; the cache (200) being operable at a voltage lower than the lower limit voltage at which the cache (300) is operable; a cache control unit (400) operating switchable controls between a first mode allowing only the cache (200) to operate, and a second mode allowing the cache (200) or the cache (300) to operate; and the cache (200) in the first mode operating to supply a voltage below the lower limit voltage at which the cache (300) is operable, while interrupting power supply to the cache (300).
摘要翻译：提供了一种半导体集成电路器件，一种半导体集成电路器件的控制方法和能够有效地实现功率节省的高速缓存器件，其中该高速缓存器件包括一个使能高速缓存（200）的低压工作，区域缓存（300）具有与高速缓存（200）不同的类型，高速缓存（200）和高速缓存（300）被独立地提供源电压; 高速缓存（200）可操作在低于高速缓存（300）可操作的下限电压的电压; 高速缓存控制单元（400）在允许仅高速缓存（200）操作的第一模式和允许高速缓存（200）或高速缓存（300）操作的第二模式之间操作可切换控制; 以及在所述第一模式下的所述高速缓存（200）工作以提供低于所述高速缓存（300）可操作的所述下限电压的电压，同时中断向所述高速缓存（300）的电力供应。

4. 发明授权

US09160361B2 Compressed data transceiver apparatus, data compressor device, compressed data receiver device and data compression method 有权
标题翻译：压缩数据收发设备，数据压缩设备，压缩数据接收设备和数据压缩方式
公开(公告)号：US09160361B2
公开(公告)日：2015-10-13
申请号：US13379271
申请日：2010-06-01
申请人： Hiroaki Inoue
发明人： Hiroaki Inoue
IPC分类号： H03M7/30
CPC分类号： H03M7/30 , H03M7/3086 , H03M7/6023
摘要： To provide a data compression method that can achieve a high data compression ratio and does not require a buffer circuit or only requires a buffer circuit having a small storage capacity at a receiving side. A data compressor device has an adjustment and compression tool operable to switch a plurality of code words having different code lengths and compress input data at a rate that does not exceed a predetermined receiving speed.
摘要翻译：为了提供可以实现高数据压缩比并且不需要缓冲电路或仅需要在接收侧具有小存储容量的缓冲电路的数据压缩方法。数据压缩装置具有可操作以切换具有不同代码长度的多个代码字的调整和压缩工具，并以不超过预定接收速度的速率压缩输入数据。

5. 发明授权

US09109344B2 Working machine 有权
标题翻译：工作机
公开(公告)号：US09109344B2
公开(公告)日：2015-08-18
申请号：US13321599
申请日：2010-05-19
申请人： Kouya Iizuka , Satoru Nishimura , Hiroshi Yoshida , Hiroaki Inoue
发明人： Kouya Iizuka , Satoru Nishimura , Hiroshi Yoshida , Hiroaki Inoue
IPC分类号： E02F9/22 , E02F9/20 , F15B11/17
CPC分类号： E02F9/2004 , E02F9/2228 , E02F9/2282 , E02F9/2285 , E02F9/2292 , F15B11/17 , F15B2211/324 , F15B2211/526
摘要： In the working machine, first and second pilot flow paths are directly or indirectly connected to a tank flow path (52). A first restrictor is disposed between the first pilot flow path and the tank flow path. A second restrictor is disposed between the second pilot flow path and the tank flow path. An actuator control unit is configured to control an actuator based on a hydraulic pressure detected by a first hydraulic pressure detector unit and that detected by a second hydraulic pressure detector unit sensor.
摘要翻译：在工作机器中，第一和第二先导流动路径直接或间接地连接到罐流动路径（52）。第一限流器设置在第一先导流路和箱流路之间。第二限流器设置在第二先导流路和罐流路之间。执行器控制单元被配置为基于由第一液压检测器单元检测到的液压并且由第二液压检测器单元传感器检测到的液压来控制致动器。

6. 发明授权

US08473702B2 Information processing apparatus, execution environment transferring method and program thereof 有权
标题翻译：信息处理装置，执行环境转移方法及程序
公开(公告)号：US08473702B2
公开(公告)日：2013-06-25
申请号：US12602871
申请日：2008-06-05
申请人： Hiroaki Inoue , Tsuyoshi Abe , Junji Sakai , Masato Edahiro
发明人： Hiroaki Inoue , Tsuyoshi Abe , Junji Sakai , Masato Edahiro
IPC分类号： G06F12/00
CPC分类号： G06F9/44505 , G06F9/4856
摘要： Provided is an information processing device which enables transfer of an execution environment in a short time period without degrading basic performance of an execution environment and without requiring a large amount of memory.The information processing device comprises a basic side CPU 100 for executing basic processing and an addition side CPU 200 for executing additional processing, in which a transfer management unit 300 provided on the basic side CPU 100 transfers execution environment data 1000 including constitution information of an execution environment 30 of the additional processing to be executed on the addition side CPU and data in a memory corresponding to the execution environment to other information processing device and restores the execution environment to re-start the addition side CPU based on the received execution environment data 1000.
摘要翻译：提供一种能够在短时间内传送执行环境而不降低执行环境的基本性能而不需要大量存储器的信息处理装置。信息处理装置包括用于执行基本处理的基本侧CPU 100和用于执行附加处理的附加侧CPU200，其中设置在基本侧CPU 100上的传送管理单元300传送包括执行的结构信息的执行环境数据1000 在附加侧CPU执行的附加处理的环境30和与执行环境相对应的存储器中的数据到其他信息处理装置，并且基于接收到的执行环境数据1000恢复执行环境以重新启动加法侧CPU 。

7. 发明申请

US20130022790A1 MANUFACTURING METHOD OF MEMS DEVICE, AND SUBSTRATE USED THEREFOR 审中-公开
标题翻译： MEMS器件的制造方法及其使用的衬底
公开(公告)号：US20130022790A1
公开(公告)日：2013-01-24
申请号：US13609703
申请日：2012-09-11
申请人： Hiroaki Inoue , Tadashi Nakatani , Satoshi Ueda
发明人： Hiroaki Inoue , Tadashi Nakatani , Satoshi Ueda
IPC分类号： B32B3/30
CPC分类号： H01H59/0009 , Y10T428/24521 , Y10T428/24562
摘要： A method for manufacturing a MEMS device, includes: preparing a substrate provided with a first substrate in which a cavity is formed, and a second substrate that is bonded to a side of the first substrate and includes a slit to delimit a movable portion in a position corresponding to the cavity, the second substrate, including a first surface thereof facing the first substrate, being provided with a thermally-oxidized film selectively formed on the first surface in a position corresponding to the movable portion; forming a first electrode layer on a second surface opposite to the first surface; forming a sacrifice lager on the first electrode layer and the second substrate; forming a second electrode layer on the sacrifice layer; and removing the sacrifice layer and the thermally-oxidized film after the second electrode layer is formed.
摘要翻译：一种MEMS器件的制造方法，其特征在于，包括：准备具有形成有空腔的第一基板的基板和与所述第一基板的一侧接合的第二基板，所述第二基板包括用于限定所述第一基板的可动部的狭缝包括与第一基板相对的第一表面的第二基板设置有在与第一基板相对应的位置上选择性地形成在第一表面上的热氧化膜; 在与所述第一表面相对的第二表面上形成第一电极层; 在所述第一电极层和所述第二基板上形成牺牲物; 在牺牲层上形成第二电极层; 并且在形成第二电极层之后去除牺牲层和热氧化膜。

8. 发明申请

US20120173604A1 DATA CENTER SYSTEM, RECONFIGURABLE NODE, RECONFIGURABLE NODE CONTROLLING METHOD AND RECONFIGURABLE NODE CONTROL PROGRAM 审中-公开
标题翻译：数据中心系统，可重新配置的节点，可重新启动的节点控制方法和可重新启动的节点控制程序
公开(公告)号：US20120173604A1
公开(公告)日：2012-07-05
申请号：US13395725
申请日：2010-09-13
申请人： Hiroaki Inoue
发明人： Hiroaki Inoue
IPC分类号： G06F15/16
CPC分类号： G06F9/5061
摘要： A data center system, comprises a plurality of nodes, and a reconfigurable node which executes processing in response to a processing request from the plurality of nodes and which can be shared by the plurality of nodes. The reconfigurable node includes at least one server including at least one device which executes processing according to the processing request, and a control device which allocates, in response to a processing request from a calculation node and a communication node, processing corresponding to the processing request to the device of the server.
摘要翻译：数据中心系统，包括多个节点，以及可重配置节点，其响应于来自多个节点的处理请求执行处理，并且可由多个节点共享。可重构节点包括至少一个服务器，包括至少一个根据处理请求执行处理的设备，以及控制设备，响应于来自计算节点和通信节点的处理请求，分配与处理请求对应的处理到服务器的设备。

9. 发明授权

US08207708B2 Power generation control method of hybrid construction machine and hybrid construction machine 有权
标题翻译：混合动力施工机械和混合动力施工机械的发电控制方法
公开(公告)号：US08207708B2
公开(公告)日：2012-06-26
申请号：US12450344
申请日：2008-03-21
申请人： Jun Morinaga , Tadashi Kawaguchi , Hiroaki Inoue
发明人： Jun Morinaga , Tadashi Kawaguchi , Hiroaki Inoue
IPC分类号： H02P9/04 , H02P11/00 , H02J7/14 , H02J7/00 , F16D31/02
CPC分类号： B60W20/10 , B60K6/46 , B60L11/005 , B60L11/14 , B60W10/06 , B60W10/08 , B60W10/26 , B60W10/30 , B60W20/00 , B60Y2200/412 , E02F9/123 , E02F9/2075 , E02F9/2091 , E02F9/2296 , Y02T10/6217 , Y02T10/6286 , Y02T10/70 , Y02T10/7022 , Y02T10/7077
摘要： A power generation control method of a hybrid construction machine capable of maintaining voltage of a capacitor in an appropriate range while minimizing capacitance of the capacitor and of surely preventing a system from being rendered inoperative, and the hybrid construction machine are provided. For this purpose, swing power corresponding to electric power consumed by a swing motor for swinging a part of a body relative to other parts is sequentially calculated, a value of the calculated swing power is converted to a smaller value, a power generation command of a generator motor is sequentially generated using the converted value, and the generated power generation command is output to an inverter for driving the generator motor.
摘要翻译：一种混合式施工机械的发电控制方法，其能够将电容器的电压维持在适当的范围内，同时使电容器的电容最小化，并且可靠地防止系统不工作，并且提供混合式施工机械。为此，顺序地计算与用于使身体的一部分相对于其他部分摆动的摆动电动机所消耗的电力的摆动功率，将所计算的摆动功率的值转换为较小的值，将发电指令使用转换后的值生成发电机电动机，将发电电力指令输出到用于驱动发电电动机的逆变器。

10. 发明授权

US08140912B2 Semiconductor integrated circuits and method of detecting faults of processors 失效
标题翻译：半导体集成电路和检测处理器故障的方法
公开(公告)号：US08140912B2
公开(公告)日：2012-03-20
申请号：US12447512
申请日：2007-10-19
申请人： Hiroaki Inoue , Masamichi Takagi , Masayuki Mizuno
发明人： Hiroaki Inoue , Masamichi Takagi , Masayuki Mizuno
IPC分类号： G06F11/00
CPC分类号： G06F11/0721 , G06F11/0751 , G06F11/2236
摘要： A semiconductor integrated circuit comprising a processor having an output signal of instruction log information and being operable in a program in memory is disclosed. The semiconductor integrated circuit comprises trace determination circuit for comparing an instruction code that corresponds to the instruction log information from a processor with an instruction code that is read from the memory to detect faults.
摘要翻译：公开了一种半导体集成电路，其包括具有指令日志信息的输出信号并且可在存储器中的程序中操作的处理器。半导体集成电路包括跟踪确定电路，用于将来自处理器的与指令日志信息相对应的指令代码与从存储器读取的指令代码进行比较以检测故障。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式