会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Semiconductor integrated circuit comprising master-slave flip-flop and combinational circuit with pseudo-power supply lines
    • 半导体集成电路包括主从触发器和具有伪电源线的组合电路
    • US07908499B2
    • 2011-03-15
    • US11898699
    • 2007-09-14
    • Minoru Ito
    • Minoru Ito
    • G06F1/32
    • G06F1/3203G06F1/3275Y02D10/14
    • In a semiconductor integrated circuit device using a ZSCCMOS circuit, a combinational circuit includes a plurality of logic gate circuits, and receives an output of a data holding circuit. The data holding circuit can continue to hold data during cut-off of power supply, and when receiving a predetermined value as a control signal, outputs a predetermined fixed value. A logic gate circuit which outputs “L” when the output of the data holding circuit has the predetermined fixed value has power supply ends connected to a pseudo-power supply line VDDV and a low potential power supply line VSS. A logic gate circuit which outputs “H” when the output of the data holding circuit has the predetermined fixed value has power supply ends connected to a high potential power supply line VDD and a pseudo-power supply line VSSV.
    • 在使用ZSCCMOS电路的半导体集成电路装置中,组合电路包括多个逻辑门电路,并且接收数据保持电路的输出。 数据保持电路可以在电源截止期间继续保持数据,并且当接收到预定值作为控制信号时,输出预定的固定值。 当数据保持电路的输出具有预定的固定值时输出“L”的逻辑门电路具有连接到伪电源线VDDV和低电位电源线VSS的电源端。 当数据保持电路的输出具有预定的固定值时输出“H”的逻辑门电路具有连接到高电位电源线VDD和伪电源线VSSV的电源端。
    • 6. 发明授权
    • Semiconductor apparatus and complimentary MIS logic circuit
    • 半导体装置和互补的MIS逻辑电路
    • US07781808B2
    • 2010-08-24
    • US12195204
    • 2008-08-20
    • Minoru Ito
    • Minoru Ito
    • H01L23/62
    • H01L27/1203H01L2924/0002H01L2924/00
    • A configuration is adopted comprising an NchMOS transistor 1 equipped with an insulating isolation layer 4 providing insulation and isolation using an SOI structure, and a capacitor formed using an insulating film, with a silicon substrate B being made thin and substrate capacitance being reduced. The NchMOS transistor 1 is equipped with insulating isolation regions 5a, 5b that are perfectly depleted or partially depleted in a manner close to being perfectly depleted. An electrode 6 connected to a gate electrode G of the NchMOS transistor 1 and an impurity diffusion layer 7 are connected via a capacitor 2. A source electrode S is connected to a power supply terminal 3a, a gate electrode G is connected to an internal signal line S1, and a drain electrode D is connected to an internal signal line S2. Substrate bias voltage is then controlled using capacitor coupling when the NchMOS transistor 1 is turned on/off.
    • 采用包括NchMOS晶体管1的配置,其配备有使用SOI结构提供绝缘和隔离的绝缘隔离层4,以及使用绝缘膜形成的电容器,使硅衬底B变薄并且衬底电容减小。 NchMOS晶体管1配备有完全耗尽或部分耗尽的绝缘隔离区域5a,5b,其接近完全耗尽。 连接到NchMOS晶体管1的栅电极G和杂质扩散层7的电极6通过电容器2连接。源电极S连接到电源端子3a,栅电极G连接到内部信号 线S1,漏电极D连接到内部信号线S2。 当NchMOS晶体管1导通/截止时,使用电容耦合来控制衬底偏置电压。
    • 7. 发明申请
    • Semiconductor integrated circuit device and electronic device
    • 半导体集成电路器件和电子器件
    • US20080178020A1
    • 2008-07-24
    • US11898699
    • 2007-09-14
    • Minoru Ito
    • Minoru Ito
    • G06F1/32
    • G06F1/3203G06F1/3275Y02D10/14
    • In a semiconductor integrated circuit device using a ZSCCMOS circuit, a combinational circuit includes a plurality of logic gate circuits, and receives an output of a data holding circuit. The data holding circuit can continue to hold data during cut-off of power supply, and when receiving a predetermined value as a control signal, outputs a predetermined fixed value. A logic gate circuit which outputs “L” when the output of the data holding circuit has the predetermined fixed value has power supply ends connected to a pseudo-power supply line VDDV and a low potential power supply line VSS. A logic gate circuit which outputs “H” when the output of the data holding circuit has the predetermined fixed value has power supply ends connected to a high potential power supply line VDD and a pseudo-power supply line VSSV.
    • 在使用ZSCCMOS电路的半导体集成电路装置中,组合电路包括多个逻辑门电路,并且接收数据保持电路的输出。 数据保持电路可以在电源截止期间继续保持数据,并且当接收到预定值作为控制信号时,输出预定的固定值。 当数据保持电路的输出具有预定的固定值时输出“L”的逻辑门电路具有连接到伪电源线V DDV和低电位电源线 SS SS。 当数据保持电路的输出具有预定的固定值时,输出“H”的逻辑门电路将电源端连接到高电位电源线V DD和伪电源线 V SSV
    • 9. 发明授权
    • Pyrazole derivatives and process for the production thereof
    • 吡唑衍生物及其制备方法
    • US07256298B2
    • 2007-08-14
    • US10521593
    • 2003-07-31
    • Masao NakataniMinoru ItoMasahiro Miyazaki
    • Masao NakataniMinoru ItoMasahiro Miyazaki
    • C07D231/18
    • C07D231/20C07D231/22
    • The present invention provides pyrazole derivatives useful as production intermediates for isoxazoline derivatives having an excellent herbicidal effect and selectivity between crops and weeds as well as processes for producing the same.The pyrazole derivatives or pharmaceutically acceptable salts thereof which are inventive compounds are represented by the general formula [I] or a salt thereof: wherein R1 represents a C1 to C6 alkyl group, R2 represents a C1 to C3 haloalkyl group, R3 represents a hydrogen atom, a C1 to C3 alkyl group which may be substituted with one or more substituents selected from the following substituent group α, or a formyl group, R4 represents a hydrogen atom or a C1 to C3 haloalkyl group, provided that R4 represents a C1 to C3 haloalkyl group in the case that R3 is a hydrogen or a formyl group, and R4 is a hydrogen group or a C1 to C3 haloalkyl group in the case that R3 is a C1 to C3 alkyl group which may be substituted with one or more substituents selected from the following substituent group α.
    • 本发明提供了可用作具有优异的除草效果和作物和杂草之间的选择性的异恶唑啉衍生物的生产中间体的吡唑衍生物及其制备方法。 作为本发明化合物的吡唑衍生物或其药学上可接受的盐由通式[I]或其盐表示:其中R 1表示C 1至C 6烷基,R 2, / SUP>表示C1至C3卤代烷基,R 3表示氢原子,可被一个或多个选自以下取代基组α的取代基取代的C1至C3烷基,或 甲酰基,R 4表示氢原子或C 1至C 3卤代烷基,条件是R 4表示C 1至C 3卤代烷基, 3是氢或甲酰基,R 4是氢或C1至C3卤代烷基,在R 3是C1的情况下 可以被一个或多个选自以下取代基组α的取代基取代的C 3烷基。
    • 10. 发明申请
    • Semiconductor apparatus and complimentary MIS logic circuit
    • 半导体装置和互补的MIS逻辑电路
    • US20060186472A1
    • 2006-08-24
    • US11353075
    • 2006-02-14
    • Minoru Ito
    • Minoru Ito
    • H01L27/12
    • H01L27/1203H01L2924/0002H01L2924/00
    • A configuration is adopted comprising an NchMOS transistor 1 equipped with an insulating isolation layer 4 providing insulation and isolation using an SOI structure, and a capacitor formed using an insulating film, with a silicon substrate B being made thin and substrate capacitance being reduced. The NchMOS transistor 1 is equipped with insulating isolation regions 5a, 5b that are perfectly depleted or partially depleted in a manner close to being perfectly depleted. An electrode 6 connected to a gate electrode G of the NchMOS transistor 1 and an impurity diffusion layer 7 are connected via a capacitor 2. A source electrode S is connected to a power supply terminal 3a, a gate electrode G is connected to an internal signal line S1, and a drain electrode D is connected to an internal signal line S2. Substrate bias voltage is then controlled using capacitor coupling when the NchMOS transistor 1 is turned on/off.
    • 采用包括NchMOS晶体管1的配置,其配备有使用SOI结构提供绝缘和隔离的绝缘隔离层4,以及使用绝缘膜形成的电容器,使硅衬底B变薄并且衬底电容减小。 NchMOS晶体管1配备有完全耗尽或部分耗尽的绝缘隔离区域5a,5b以接近完全耗尽的方式。 连接到NchMOS晶体管1的栅电极G和杂质扩散层7的电极6通过电容器2连接。源电极S连接到电源端子3a,栅电极G连接到内部 信号线S 1,漏电极D连接到内部信号线S 2.然后,当NchMOS晶体管1导通/截止时,使用电容器耦合来控制衬底偏置电压。