专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4295122A Bus priority control method in loop bus network system 失效
标题翻译：循环总线网络系统中的总线优先级控制方法
公开(公告)号：US4295122A
公开(公告)日：1981-10-13
申请号：US86443
申请日：1979-10-19
申请人： Minoru Hatada , Kunio Hiyama , Hirokazu Ihara , Hisao Kuma
发明人： Minoru Hatada , Kunio Hiyama , Hirokazu Ihara , Hisao Kuma
IPC分类号： G06F13/00 , G06F13/374 , G06F15/16 , G06F15/173 , G06F15/177 , H04L12/433 , H04Q9/00
CPC分类号： H04L12/433 , G06F13/374
摘要： In a loop bus network system where a plurality of processors are connected to a unidirectional loop bus and each of the processors generates a transmission message with a level number which designates the bus use priority of the message, each of node processors, in which message transmission request is generated, transmits to the loop bus a bus control data including a level number of the message generated therewithin and a data which represents the bus use priority assigned to each node processor for that level number. Each of the node processors compares the bus control data transmitted therefrom to a succeeding node with a control data received from a preceding node and then transmits only the larger data of the compared two data, thereby to ascertain that only one bus control data propagates around the loop and a loop bus use priority is assigned to one of the node processors that has generated the above-mentioned one bus control data.
摘要翻译：在其中多个处理器连接到单向环路总线的环路总线网络系统中，并且每个处理器生成具有指定消息的总线使用优先级的电平号码的传输消息，每个节点处理器在其中发送消息传输生成请求，向循环总线发送包括其中生成的消息的级别号的总线控制数据和表示分配给该级别号的每个节点处理器的总线使用优先级的数据。每个节点处理器将从其发送的总线控制数据与来自后续节点的总线控制数据与从先前节点接收的控制数据进行比较，然后仅发送所比较的两个数据的较大数据，从而确定只有一个总线控制数据在循环和循环总线使用优先级被分配给已经生成上述一个总线控制数据的节点处理器之一。

2. 发明授权

US4109808A Method of storing articles in a warehouse to form an imaginary link of articles 失效
标题翻译：在仓库中存储物品以形成物品的虚构链接的方法
公开(公告)号：US4109808A
公开(公告)日：1978-08-29
申请号：US693980
申请日：1976-06-08
申请人： Nobuhiro Hamada , Kotaro Hirasawa , Minoru Hatada , Hiroshi Tamura
发明人： Nobuhiro Hamada , Kotaro Hirasawa , Minoru Hatada , Hiroshi Tamura
IPC分类号： B65G1/137 , G06Q10/08 , B65G1/06
CPC分类号： G06Q10/08 , B65G1/1373
摘要： A method of storing articles in a warehouse having a plurality of storage blocks arranged adjacent each other with each of the storage blocks having a plurality of spaced racks for storing articles and linearly extending aisles between the racks. The warehouse also includes article transfer apparatus arranged for movement in respective aisles to transfer articles relative to a given location within a respective storage block and a control arrangement for operating the article transfer apparatus in accordance with a predetermined mode to transfer articles relative to said storage blocks. The method of storing includes the steps of storing a plurality of different articles in the storage blocks with at least two different articles in each storage block, storing in a first storage block at least one and another different articles, storing in a second storage block at least one article common to the one different article in the first storage block and at least one additional different article, storing in a third and any succeeding storage block at least one article common to the at least one additional different article of the immediately preceding storage block and at least one further different article, and storing in the last storage block as the at least one further different article an article common to the another different article of the first storage block to form an imaginary loop of articles in the warehouse.
摘要翻译：一种在具有彼此相邻布置的多个存储块的仓库中存储物品的方法，每个存储块具有多个间隔开的搁架，用于在所述机架之间存储物品和线性延伸通道。仓库还包括物品传送装置，其被布置成在各个通道中移动，以相对于相应的存储块内的给定位置传送物品;以及控制装置，用于根据预定模式操作物品传送装置，以相对于所述存储块传送物品。存储方法包括以下步骤：在存储块中将多个不同的物品存储在每个存储块中的至少两个不同的物品，将第一存储块中的至少一个和另一个不同物品存储在第二存储块中至少一个与第一存储块中的一个不同的物品相同的物品和至少一个另外的不同的物品，存储在第三个和任何后续的存储块中，至少一个与前一个存储块的至少一个附加的不同物品相同的物品以及至少一个另外不同的物品，以及将作为所述至少一个另外不同的物品的所述最后存储块存储为所述第一存储块的另一不同物品共同的物品，以在所述仓库中形成假想的物品循环。

3. 发明授权

US4571672A Access control method for multiprocessor systems 失效
标题翻译：多处理器系统的访问控制方法
公开(公告)号：US4571672A
公开(公告)日：1986-02-18
申请号：US563038
申请日：1983-12-19
申请人： Minoru Hatada , Hideaki Ishida , Masatoshi Matsushita
发明人： Minoru Hatada , Hideaki Ishida , Masatoshi Matsushita
IPC分类号： G06F15/16 , G06F12/00 , G06F13/37 , G06F15/167
CPC分类号： G06F15/167 , G06F13/37
摘要： In a multiprocessor system, a data transferring port into which data can be written only when no data is stored and from which data can be read only when it is stored is provided, and the port itself is caused to perform an exclusion control, whereby that processor of a plurality of processors which has once acquired a bus mastership is prevented from making another bus use request until the bus use requests of the other processors run out.
摘要翻译：在多处理器系统中，提供数据传输端口，只有当没有数据被存储才可写入数据，并且只有在存储数据时才可以读取数据，并且使端口本身执行排除控制，由此一旦获得总线主管权的多个处理器的处理器在其他处理器的总线使用请求用尽之前就被阻止再次进行总线使用请求。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式