会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method of forming by projection an integrated circuit pattern on a
semiconductor wafer
    • 通过在半导体晶片上投影集成电路图案来形成方法
    • US4621371A
    • 1986-11-04
    • US594731
    • 1984-03-29
    • Mineo GotouShunichi Sano
    • Mineo GotouShunichi Sano
    • G03F7/20H01J37/304H01J37/317G21K5/04
    • B82Y10/00B82Y40/00G03F7/70433G03F7/7045G03F7/706H01J37/3045H01J37/3174H01J2237/30433
    • A method of forming by projection an integrated circuit pattern on a first semiconductor wafer, wherein a plurality of reference marks are projected onto a second semiconductor wafer by the irradiation of radiant rays from a projector apparatus used to form the integrated circuit pattern onto the first semiconductor wafer. The positions of the reference marks projected onto the second semiconductor wafer are measured, thereby measuring the projection distortion peculiar to the projector apparatus. As the next step, a projection mask used to form the integrated circuit pattern is produced with the use of the measured projection distortions which has a distortion opposite that of the projector so as to offset its projection distortion. The mark is mounted in the projector apparatus, and the radiant rays are irradiated onto the mask thus projecting the integrated circuit pattern onto the first semiconductor wafer.
    • 一种通过将集成电路图案投影在第一半导体晶片上而形成的方法,其中多个参考标记通过从用于形成集成电路图案的投影仪设备的辐射线照射到第一半导体晶片上而投影到第二半导体晶片上 晶圆。 测量投射到第二半导体晶片上的参考标记的位置,从而测量投影仪设备特有的投影失真。 作为下一步骤,通过使用具有与投影仪相反的失真的测量的投影失真来产生用于形成集成电路图案的投影掩模,以抵消其投影失真。 标记安装在投影仪设备中,并且将辐射线照射到掩模上,从而将集成电路图案投影到第一半导体晶片上。
    • 3. 发明授权
    • Target body position measuring method for charged particle beam fine
pattern exposure system
    • 带电粒子束精细图案曝光系统的目标体位置测量方法
    • US4558225A
    • 1985-12-10
    • US527486
    • 1983-08-29
    • Mineo GotouRyoichi YoshikawaToru TojoHirotsugu Wada
    • Mineo GotouRyoichi YoshikawaToru TojoHirotsugu Wada
    • G01B15/00H01J37/304H01L21/027H01L21/30G03F9/00
    • H01J37/3045H01L21/30
    • Disclosed is a method for measuring the position of a silicon wafer as a workpiece to be exposed. The method is suitably used in an electron beam exposure system. A wafer has a plurality of chip alignment marks which respectively designate a plurality of chip field areas, included in a dicing line area. When the wafer is contained ion a holder and is fixed in the exposure system, edge portions of the wafer are partially scanned with the electron beam to roughly measure the position of the wafer. In accordance with this wafer position data, a wafer surface portion required for detecting only the marks is defined within the dicing line area. In the mark detection with the electron beam, the electron beam irradiates only the defined wafer surface portion of the wafer surface, thereby providing highly precise measurement of the wafer position and avoiding undesirable irritation of the circuit formation area.
    • 公开了一种用于测量作为待曝光的工件的硅晶片的位置的方法。 该方法适用于电子束曝光系统。 晶片具有分别指定在切割线区域中的多个芯片场区域的多个芯片对准标记。 当晶片被包含在保持器上并固定在曝光系统中时,晶片的边缘部分被电子束部分地扫描以粗略地测量晶片的位置。 根据该晶片位置数据,在切割线区域内限定仅检测标记所需的晶片表面部分。 在用电子束进行的标记检测中,电子束仅照射晶片表面的限定的晶片表面部分,从而提供对晶片位置的高精度测量,并避免对电路形成区域的不期望的刺激。