会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Methods of forming capacitors
    • 形成电容器的方法
    • US07049231B2
    • 2006-05-23
    • US10863046
    • 2004-06-07
    • Michael NuttallEr-Xuan PingYongjun Jeff Hu
    • Michael NuttallEr-Xuan PingYongjun Jeff Hu
    • H01L21/00
    • H01L21/28525C23C16/04C23C16/24H01L21/28562H01L21/31604H01L21/32051H01L21/76879H01L28/60H01L29/41775H01L29/41783H01L29/7834
    • In but one aspect of the invention, a method of depositing polysilicon comprises providing a substrate within a chemical vapor deposition reactor, with the substrate having an exposed substantially crystalline region and an exposed substantially amorphous region. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the crystalline region and not the amorphous region. In another aspect a method of fabricating a field effect transistor on a substrate comprises forming a gate dielectric layer and a gate over semiconductive material. Doped source/drain regions are formed within semiconductive material laterally proximate the gate. Substantially amorphous insulating material is formed over and laterally proximate the gate. The substrate is provided within a chemical vapor deposition reactor. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the source/drain regions and not on substantially amorphous material, and forming elevated source/drains on the doped source/drain regions. In but another aspect, a method of forming a contact to a substrate is disclosed. A contact opening is etched through amorphous insulating material over a node location ultimately comprising an outwardly exposed substantially crystalline surface. Within a chemical vapor deposition reactor, a gaseous precursor comprising silicon is provided under conditions effective to substantially selectively deposit polysilicon on the outwardly exposed crystalline node location surface and not on the insulating material. Capacitor forming methods are also disclosed.
    • 在本发明的一个方面,沉积多晶硅的方法包括在化学气相沉积反应器内提供衬底,衬底具有暴露的基本上结晶的区域和暴露的基本无定形区域。 包含硅的气体前体在有效基本上选择性地在结晶区域而非非晶区域上沉积多晶硅的条件下被供给到化学气相沉积反应器。 在另一方面,在衬底上制造场效应晶体管的方法包括形成栅极介电层和半导体材料上的栅极。 掺杂的源极/漏极区域在靠近栅极的半导体材料内形成。 基本上非晶绝缘材料形成在栅极上方和侧向靠近栅极。 衬底设置在化学气相沉积反应器内。 包含硅的气体前体在有效地基本上选择性地在源极/漏极区域上沉积多晶硅而不是基本上无定形材料的条件下被馈送到化学气相沉积反应器,并且在掺杂源极/漏极区上形成升高的源极/漏极。 在另一方面,公开了一种形成与基板的接触的方法。 接触开口在最终包括向外暴露的基本上结晶的表面的节点位置上通过非晶绝缘材料蚀刻。 在化学气相沉积反应器内,在有效地基本上选择性地将多晶硅沉积在外露的晶体结点位置表面而不是在绝缘材料上的条件下提供包含硅的气态前体。 还公开了电容器形成方法。
    • 9. 发明授权
    • Methods of forming a contact to a substrate
    • 与基材形成接触的方法
    • US06458699B1
    • 2002-10-01
    • US09843116
    • 2001-04-24
    • Michael NuttallEr-Xuan PingYongjun Jeff Hu
    • Michael NuttallEr-Xuan PingYongjun Jeff Hu
    • H01L2144
    • H01L29/41783C23C16/04C23C16/24H01L21/28525H01L21/28562H01L21/76879H01L29/41775H01L29/7834
    • A method of forming a contact to a substrate includes forming insulating material comprising a substantially amorphous outer surface over a substrate node location. A contact opening is etched through the insulating material over the node location. The node location comprises an outwardly exposed substantially crystalline metal silicide surface. The substrate with outwardly exposed substantially crystalline metal silicide node location surface is provided within a chemical vapor deposition reactor. A gaseous precursor including silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the outwardly exposed substantially crystalline metal silicide node location surface and not on the insulating material.
    • 形成与衬底的接触的方法包括形成在衬底节点位置上包括基本无定形的外表面的绝缘材料。 通过节点位置处的绝缘材料蚀刻接触开口。 节点位置包括向外暴露的基本上结晶的金属硅化物表面。 具有向外暴露的基本上结晶的金属硅化物结点位置表面的衬底设置在化学气相沉积反应器内。 包括硅的气体前体在有效地基本上选择性地在多晶硅上沉积在外露的基本上结晶的金属硅化物结点位置表面而不是绝缘材料上的条件下被供给到化学气相沉积反应器。
    • 10. 发明授权
    • Method of depositing polysilicon, method of fabricating a field effect
transistor, method of forming a contact to a substrate, method of
forming a capacitor
    • 沉积多晶硅的方法,制造场效应晶体管的方法,与衬底形成接触的方法,形成电容器的方法
    • US6159852A
    • 2000-12-12
    • US23239
    • 1998-02-13
    • Michael NuttallEr-Xuan PingYongjun Jeff Hu
    • Michael NuttallEr-Xuan PingYongjun Jeff Hu
    • C23C16/04C23C16/24H01L21/285H01L21/768H01L29/417H01L29/78H01L21/4763
    • H01L29/41783C23C16/04C23C16/24H01L21/28525H01L21/28562H01L21/76879H01L29/41775H01L29/7834
    • In a method of depositing polysilicon comprises providing a substrate within a chemical vapor deposition reactor, with the substrate having an exposed substantially crystalline region and an exposed substantially amorphous region. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to selectively deposit polysilicon on the crystalline region and not the amorphous region. In another aspect a method of fabricating a field effect transistor on a substrate comprises forming a gate dielectric layer and a gate over semiconductive material. A gaseous precursor comprising silicon is fed to the chemical vapor deposition reactor under conditions effective to substantially selectively deposit polysilicon on the source/drain regions and not on amorphous material, and forming elevated source/drains on the doped source/drain regions. In another aspect, a method of forming a contact to a substrate is disclosed. A contact opening is etched through amorphous insulating material over a node location ultimately comprising an outwardly exposed substantially crystalline surface. Within a chemical vapor deposition reactor, a gaseous precursor comprising silicon is provided under conditions effective to selectively deposit polysilicon on the outwardly exposed crystalline node location surface and not on the insulating material.
    • 在沉积多晶硅的方法中包括在化学气相沉积反应器内提供衬底,其中衬底具有暴露的基本上结晶的区域和暴露的基本非晶区域。 包含硅的气体前体在有效选择性地在结晶区域而非非晶区域上沉积多晶硅的条件下进料至化学气相沉积反应器。 在另一方面,在衬底上制造场效应晶体管的方法包括形成栅极介电层和半导体材料上的栅极。 包含硅的气体前体在有效基本上选择性地在源极/漏极区域上而不是无定形材料上沉积多晶硅并且在掺杂源极/漏极区域上形成升高的源极/漏极的条件下被馈送到化学气相沉积反应器。 另一方面,公开了一种形成与基板的接触的方法。 接触开口在最终包括向外暴露的基本上结晶的表面的节点位置上通过非晶绝缘材料蚀刻。 在化学气相沉积反应器内,在有效选择性地将多晶硅沉积在外露的晶体结点位置表面而不是在绝缘材料上的条件下提供了包含硅的气态前体。