会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明授权
    • Semiconductor component and method of manufacture
    • 半导体元件及制造方法
    • US08685822B2
    • 2014-04-01
    • US13022628
    • 2011-02-07
    • Peter A. BurkeDuane B. BarberBrian Pratt
    • Peter A. BurkeDuane B. BarberBrian Pratt
    • H01L21/336
    • H01L29/66727H01L29/407H01L29/41766H01L29/42376H01L29/456H01L29/4933H01L29/66734H01L29/7809H01L29/7811H01L29/7813
    • A semiconductor component that includes gate electrodes and shield electrodes and a method of manufacturing the semiconductor component. A semiconductor material has a device region, a gate contact region, a termination region, and a drain contact region. One or more device trenches is formed in the device region and one or more termination trenches is formed in the edge termination region. Shielding electrodes are formed in portions of the device trenches that are adjacent their floors. A gate dielectric material is formed on the sidewalls of the trenches in the device region and gate electrodes are formed over and electrically isolated from the shielding electrodes. The gate electrodes in the trenches in the device region are connected to the gate electrodes in the trenches in the gate contact region. The shielding electrodes in the trenches in the device region are connected to the shielding electrodes in the termination region.
    • 包括栅电极和屏蔽电极的半导体部件和制造半导体部件的方法。 半导体材料具有器件区域,栅极接触区域,端接区域和漏极接触区域。 在器件区域中形成一个或多个器件沟槽,并且在边缘端接区域中形成一个或多个端接沟槽。 屏蔽电极形成在与它们的地板相邻的器件沟槽的部分中。 在器件区域中的沟槽的侧壁上形成栅极电介质材料,并且在屏蔽电极之间形成栅电极并与屏蔽电极电绝缘。 器件区域中的沟槽中的栅电极连接到栅极接触区域中的沟槽中的栅电极。 器件区域的沟槽中的屏蔽电极与端接区域中的屏蔽电极相连。
    • 8. 发明授权
    • Method of manufacturing semiconductor component with gate and shield electrodes in trenches
    • 在沟槽中制造具有栅极和屏蔽电极的半导体部件的方法
    • US07897462B2
    • 2011-03-01
    • US12271083
    • 2008-11-14
    • Peter A. BurkeDuane B. BarberBrian Pratt
    • Peter A. BurkeDuane B. BarberBrian Pratt
    • H01L21/336
    • H01L29/66727H01L29/407H01L29/41766H01L29/42376H01L29/456H01L29/4933H01L29/66734H01L29/7809H01L29/7811H01L29/7813
    • A semiconductor component that includes gate electrodes and shield electrodes and a method of manufacturing the semiconductor component. A semiconductor material has a device region, a gate contact region, a termination region, and a drain contact region. One or more device trenches is formed in the device region and one or more termination trenches is formed in the edge termination region. Shielding electrodes are formed in portions of the device trenches that are adjacent their floors. A gate dielectric material is formed on the sidewalls of the trenches in the device region and gate electrodes are formed over and electrically isolated from the shielding electrodes. The gate electrodes in the trenches in the device region are connected to the gate electrodes in the trenches in the gate contact region. The shielding electrodes in the trenches in the device region are connected to the shielding electrodes in the termination region.
    • 包括栅电极和屏蔽电极的半导体部件和制造半导体部件的方法。 半导体材料具有器件区域,栅极接触区域,端接区域和漏极接触区域。 在器件区域中形成一个或多个器件沟槽,并且在边缘端接区域中形成一个或多个端接沟槽。 屏蔽电极形成在与它们的地板相邻的器件沟槽的部分中。 在器件区域中的沟槽的侧壁上形成栅极电介质材料,并且在屏蔽电极之间形成栅电极并与屏蔽电极电绝缘。 器件区域中的沟槽中的栅电极连接到栅极接触区域中的沟槽中的栅电极。 器件区域的沟槽中的屏蔽电极与端接区域中的屏蔽电极相连。
    • 9. 发明授权
    • Dielectric barrier layer for increasing electromigration lifetimes in copper interconnect structures
    • 用于增加铜互连结构中的电迁移寿命的介电阻挡层
    • US07728433B2
    • 2010-06-01
    • US11736402
    • 2007-04-17
    • Hao CuiPeter A. BurkeWilbur G. Catabay
    • Hao CuiPeter A. BurkeWilbur G. Catabay
    • H01L29/40
    • H01L21/76832H01L21/76825H01L21/76826H01L21/76834H01L21/76883
    • Embodiments of the invention include a copper interconnect structure having increased electromigration lifetime. Such structures can include a semiconductor substrate having a copper layer formed thereon. A dielectric barrier stack is formed on the copper layer. The dielectric barrier stack includes a first portion formed adjacent to the copper layer and a second portion formed on the first portion, the first portion having improved adhesion to copper relative to the second portion and both portions are formed having resistance to copper diffusion. The invention also includes several embodiments for constructing such structures. Adhesion of the dielectric barrier stack to copper can be increased by plasma treating or ion implanting selected portions of the dielectric barrier stack with adhesion enhancing materials to increase the concentration of such materials in the stack.
    • 本发明的实施例包括具有增加的电迁移寿命的铜互连结构。 这种结构可以包括其上形成有铜层的半导体衬底。 在铜层上形成介电阻挡层叠体。 电介质势垒叠层包括邻近铜层形成的第一部分和形成在第一部分上的第二部分,第一部分具有相对于第二部分具有改善的对铜的粘合性,并且两个部分形成为具有耐铜扩散性。 本发明还包括用于构造这种结构的几个实施例。 可以通过等离子体处理或离子注入电介质阻挡层的选定部分与粘合增强材料来增加电介质阻挡层与铜的附着,以增加堆叠中这种材料的浓度。