专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07921151B2 Managing a plurality of processors as devices 有权
标题翻译：将多个处理器作为设备进行管理
公开(公告)号：US07921151B2
公开(公告)日：2011-04-05
申请号：US12176375
申请日：2008-07-19
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
IPC分类号： G06F11/00
CPC分类号： G06F9/5027 , G06F2209/509
摘要： A computer system's multiple processors are managed as devices. The operating system accesses the multiple processors using processor device modules loaded into the operating system to facilitate a communication between an application requesting access to a processor and the processor. A device-like access is determined for accessing each one of the processors similar to device-like access for other devices in the system such as disk drives, printers, etc. An application seeking access to a processor issues device-oriented instructions for processing data, and in addition, the application provides the processor with the data to be processed. The processor processes the data according to the instructions provided by the application.
摘要翻译：计算机系统的多个处理器作为设备进行管理。操作系统使用加载到操作系统中的处理器设备模块来访问多个处理器，以便于请求对处理器的访问的应用与处理器之间的通信。确定用于访问每个处理器的类似设备的访问，类似于系统中的其他设备（例如磁盘驱动器，打印机等）的类似设备的访问。寻求对处理器的访问的应用发出面向设备的指令以处理数据，此外，应用程序向处理器提供要处理的数据。处理器根据应用程序提供的指令对数据进行处理。

2. 发明授权

US07523157B2 Managing a plurality of processors as devices 有权
标题翻译：将多个处理器作为设备进行管理
公开(公告)号：US07523157B2
公开(公告)日：2009-04-21
申请号：US10670823
申请日：2003-09-25
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
IPC分类号： G06F11/00
CPC分类号： G06F9/5027 , G06F2209/509
摘要： Managing a computer system's multiple processors as devices. The operating system accesses the multiple processors using processor device modules loaded into the operating system to facilitate a communication between an application requesting access to a processor and the processor. A device-like access is determined for accessing each one of the processors similar to device-like access for other devices in the system such as disk drives, printers, etc. An application seeking access to a processor issues device-oriented instructions for processing data, and in addition, the application provides the processor with the data to be processed. The processor processes the data according to the instructions provided by the application.
摘要翻译：管理计算机系统的多个处理器作为设备。操作系统使用加载到操作系统中的处理器设备模块来访问多个处理器，以便于请求对处理器的访问的应用与处理器之间的通信。确定用于访问每个处理器的类似设备的访问，类似于系统中的其他设备（例如磁盘驱动器，打印机等）的类似设备的访问。寻求对处理器的访问的应用发出面向设备的指令以处理数据，此外，应用程序向处理器提供要处理的数据。处理器根据应用程序提供的指令对数据进行处理。

3. 发明授权

US07516456B2 Asymmetric heterogeneous multi-threaded operating system 失效
标题翻译：非对称异构多线程操作系统
公开(公告)号：US07516456B2
公开(公告)日：2009-04-07
申请号：US10670841
申请日：2003-09-25
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
IPC分类号： G06F9/46
CPC分类号： G06F9/4881
摘要： A method for an asymmetric heterogeneous multi-threaded operating system is presented. A processing unit (PU) provides a trusted mode environment in which an operating system executes. A heterogeneous processor environment includes a synergistic processing unit (SPU) that does not provide trusted mode capabilities. The PU operating system uses two separate and distinct schedulers which are a PU scheduler and an SPU scheduler to schedule tasks on a PU and an SPU, respectively. In one embodiment, the heterogeneous processor environment includes a plurality of SPUs. In this embodiment, the SPU scheduler may use a single SPU run queue to schedule tasks for the plurality of SPUs or, the SPU scheduler may use a plurality of run queues to schedule SPU tasks whereby each of the run queues correspond to a particular SPU.
摘要翻译：提出了一种非对称异构多线程操作系统的方法。处理单元（PU）提供操作系统执行的信任模式环境。异构处理器环境包括不提供可信模式能力的协同处理单元（SPU）。 PU操作系统使用两个独立和不同的调度器，PU调度器和SPU调度器分别在PU和SPU上调度任务。在一个实施例中，异构处理器环境包括多个SPU。在本实施例中，SPU调度器可以使用单个SPU运行队列来调度多个SPU的任务，或者SPU调度器可以使用多个运行队列调度SPU任务，由此每个运行队列对应于特定SPU。

4. 发明授权

US07240137B2 System and method for message delivery across a plurality of processors 失效
标题翻译：用于跨多个处理器的消息传递的系统和方法
公开(公告)号：US07240137B2
公开(公告)日：2007-07-03
申请号：US10926592
申请日：2004-08-26
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Michael Stafford
IPC分类号： G06F13/32 , G06F13/24
CPC分类号： G06F9/4812 , G06F9/52
摘要： A system and method is provided to deliver messages to processors operating in a multi-processing environment. In a multi-processor environment, interrupts are managed by storing events in a queue that correspond to a particular support processor. A main processor decodes an interrupt and determines which support processor generated the interrupt. The main processor then determines whether a kernel or an application should process the interrupt. Interrupts such as page faults, segment faults, and alignment errors are handled by the kernel, while “informational” signals, such as stop and signal requests, halt requests, mailbox requests, and DMC tag complete requests are handled by the application. In addition, multiple identical events are maintained, and event data may be included in the interrupt using the invention described herein.
摘要翻译：提供了一种系统和方法，用于将消息传递到在多处理环境中操作的处理器。在多处理器环境中，通过将事件存储在与特定支持处理器对应的队列中来管理中断。主处理器解码中断并确定哪个支持处理器产生中断。然后，主处理器确定内核或应用程序是否应该处理中断。内核处理诸如页面错误，段错误和对齐错误等中断，应用程序会处理“信息”信号，如停止和信号请求，暂停请求，邮箱请求和DMC标签完成请求。另外，维护多个相同的事件，并且可以使用本文所述的发明将事件数据包括在中断中。

5. 发明授权

US08458707B2 Task switching based on a shared memory condition associated with a data request and detecting lock line reservation lost events 失效
标题翻译：基于与数据请求相关联的共享存储器条件和检测锁定线路保留丢失事件的任务切换
公开(公告)号：US08458707B2
公开(公告)日：2013-06-04
申请号：US12049317
申请日：2008-03-15
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter
IPC分类号： G06F9/46 , G06F12/00 , G06F7/38
CPC分类号： G06F12/0842 , G06F9/526
摘要： An approach that uses a handler to detect asynchronous lock line reservation lost events, and switching tasks based upon whether a condition is true or a mutex lock is acquired is presented. A synergistic processing unit (SPU) invokes a first thread and, during execution, the first thread requests external data that is shared with other threads or processors in the system. This shared data may be protected with a mutex lock or other shared memory synchronization constructs. When requested data is not available, the SPU switches to a second thread and monitors lock line reservation lost events in order to check when the data is available. When the data is available, the SPU switches back to the first thread and processes the first thread's request.
摘要翻译：提出了一种使用处理程序来检测异步锁定线路保留丢失事件的方法，以及基于条件是真实还是获取互斥锁来切换任务。协同处理单元（SPU）调用第一个线程，并且在执行期间，第一个线程请求与系统中的其他线程或处理器共享的外部数据。该共享数据可以用互斥锁或其他共享内存同步结构来保护。当请求的数据不可用时，SPU切换到第二个线程并监视锁定线路保留丢失事件，以便检查数据可用时间。当数据可用时，SPU切换回第一个线程并处理第一个线程的请求。

6. 发明授权

US07748006B2 Loading software on a plurality of processors 失效
标题翻译：在多个处理器上加载软件
公开(公告)号：US07748006B2
公开(公告)日：2010-06-29
申请号：US12131348
申请日：2008-06-02
申请人： Maximino Aguilar, Jr. , Alex Chunghen Chow , Michael Norman Day , Michael Stan Gowen , Mark Richard Nutter , James Xenidis
发明人： Maximino Aguilar, Jr. , Alex Chunghen Chow , Michael Norman Day , Michael Stan Gowen , Mark Richard Nutter , James Xenidis
IPC分类号： G06F9/46 , G06F9/44 , G06F9/445 , G06F15/16
CPC分类号： G06F9/44557 , G06F9/44526
摘要： Loading software on a plurality of processors is presented. A processing unit (PU) retrieves a file from system memory and loads it into its internal memory. The PU extracts a processor type from the file's header which identifies whether the file should execute on the PU or a synergistic processing unit (SPU). If an SPU should execute the file, the PU DMA's the file to the SPU for execution. In one embodiment, the file is a combined file which includes both PU and SPU code. In this embodiment, the PU identifies one or more section headers included in the file which indicates embedded SPU code within the combined file. In this embodiment, the PU extracts the SPU code from the combined file and DMA's the extracted code to an SPU for execution.
摘要翻译：在多个处理器上加载软件。处理单元（PU）从系统存储器检索文件并将其加载到其内部存储器中。 PU从文件头中提取一种处理器类型，用于标识文件是否应在PU或协同处理单元（SPU）上执行。如果SPU应该执行该文件，PU DMA将该文件提交给SPU执行。在一个实施例中，该文件是包括PU和SPU代码的组合文件。在该实施例中，PU识别包括在文件中的一个或多个区段标题，其指示组合文件内的嵌入式SPU代码。在本实施例中，PU从组合文件中提取SPU代码，并将提取的代码DMA提取给SPU以执行。

7. 发明授权

US07984075B2 Asynchronous linked data structure traversal 有权
标题翻译：异步链接数据结构遍历
公开(公告)号：US07984075B2
公开(公告)日：2011-07-19
申请号：US12147540
申请日：2008-06-27
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter
IPC分类号： G06F17/30
CPC分类号： G06F17/30961 , Y10S707/99933 , Y10S707/99944 , Y10S707/99945
摘要： Asynchronously traversing a disjoint linked data structure is presented. A synergistic processing unit (SPU) includes a handler that works in conjunction with a memory flow controller (MFC) to traverse a disjoint linked data structure. The handler compares a search value with a node value, and provides the MFC with an effective address of the next node to traverse based upon the comparison. In turn, the MFC retrieves the corresponding node data from system memory and stores the node data in the SPU's local storage area. The MFC stalls processing and sends an asynchronous event interrupt to the SPU which, as a result, instructs the handler to retrieve and compare the latest node data in the local storage area with the search value. The traversal continues until the handler matches the search value with a node value or until the handler determines a failed search.
摘要翻译：呈现异步遍历不相交的数据结构。协同处理单元（SPU）包括与存储器流控制器（MFC）一起工作的处理程序，以遍历不相交的数据结构。处理程序将搜索值与节点值进行比较，并根据比较为MFC提供下一个节点的有效地址进行遍历。反过来，MFC从系统存储器检索相应的节点数据，并将节点数据存储在SPU的本地存储区域中。 MFC停止处理并向SPU发送异步事件中断，结果指示处理程序检索和比较本地存储区域中的最新节点数据与搜索值。遍历继续，直到处理程序与搜索值与节点值匹配，或者直到处理程序确定失败的搜索。

8. 发明授权

US07421453B2 Asynchronous linked data structure traversal 有权
标题翻译：异步链接数据结构遍历
公开(公告)号：US07421453B2
公开(公告)日：2008-09-02
申请号：US11204415
申请日：2005-08-16
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter
IPC分类号： G06F17/00
CPC分类号： G06F17/30961 , Y10S707/99933 , Y10S707/99944 , Y10S707/99945
摘要： Asynchronously traversing a disjoint linked data structure is presented. A synergistic processing unit (SPU) includes a handler that works in conjunction with a memory flow controller (MFC) to traverse a disjoint linked data structure. The handler compares a search value with a node value, and provides the MFC with an effective address of the next node to traverse based upon the comparison. In turn, the MFC retrieves the corresponding node data from system memory and stores the node data in the SPU's local storage area. The MFC stalls processing and sends an asynchronous event interrupt to the SPU which, as a result, instructs the handler to retrieve and compare the latest node data in the local storage area with the search value. The traversal continues until the handler matches the search value with a node value or until the handler determines a failed search.
摘要翻译：呈现异步遍历不相交的数据结构。协同处理单元（SPU）包括与存储器流控制器（MFC）一起工作的处理程序，以遍历不相交的数据结构。处理程序将搜索值与节点值进行比较，并根据比较为MFC提供下一个节点的有效地址进行遍历。反过来，MFC从系统存储器检索相应的节点数据，并将节点数据存储在SPU的本地存储区域中。 MFC停止处理并向SPU发送异步事件中断，结果指示处理程序检索和比较本地存储区域中的最新节点数据与搜索值。遍历继续，直到处理程序与搜索值与节点值匹配，或者直到处理程序确定失败的搜索。

9. 发明授权

US07653908B2 Grouping processors and assigning shared memory space to a group in a heterogeneous computer environment 有权
标题翻译：将处理器分组并将共享内存空间分配给异构计算机环境中的组
公开(公告)号：US07653908B2
公开(公告)日：2010-01-26
申请号：US12042254
申请日：2008-03-04
申请人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Xenidis
发明人： Maximino Aguilar, Jr. , Michael Norman Day , Mark Richard Nutter , James Xenidis
IPC分类号： G06F9/455 , G06F9/46 , G06F13/00
CPC分类号： G06F9/5061 , G06F2209/5012
摘要： Grouping processors is presented. A processing unit (PU) initiates an application and identifies the application's requirements. The PU assigns one or more synergistic processing units (SPUs) and a memory space to the application in the form of a group. The application specifies whether the task requires shared memory or private memory. Shared memory is a memory space that is accessible by the SPUs and the PU. Private memory, however, is a memory space that is only accessible by the SPUs that are included in the group. When the application executes, the resources within the group are allocated to the application's execution thread. Each group has its own group properties, such as address space, policies (i.e. real-time, FIFO, run-to-completion, etc.) and priority (i.e. low or high). These group properties are used during thread execution to determine which groups take precedence over other tasks.
摘要翻译：介绍了分组处理器。处理单元（PU）启动应用程序并识别应用程序的要求。 PU以组的形式向应用分配一个或多个协同处理单元（SPU）和存储器空间。应用程序指定任务是否需要共享内存或专用内存。共享内存是可由SPU和PU访问的内存空间。然而，专用内存是只能由组中包含的SPU访问的内存空间。当应用程序执行时，组内的资源被分配给应用程序的执行线程。每个组都有自己的组属性，如地址空间，策略（即实时，FIFO，运行完成等）和优先级（即低或高）。在线程执行期间使用这些组属性来确定哪些组优先于其他任务。

10. 发明授权

US07415703B2 Loading software on a plurality of processors 失效
标题翻译：在多个处理器上加载软件
公开(公告)号：US07415703B2
公开(公告)日：2008-08-19
申请号：US10670842
申请日：2003-09-25
申请人： Maximino Aguilar, Jr. , Alex Chunghen Chow , Michael Norman Day , Michael Stan Gowen , Mark Richard Nutter , James Xenidis
发明人： Maximino Aguilar, Jr. , Alex Chunghen Chow , Michael Norman Day , Michael Stan Gowen , Mark Richard Nutter , James Xenidis
IPC分类号： G06F9/44 , G06F9/445 , G06F15/16 , G06F9/46
CPC分类号： G06F9/44557 , G06F9/44526
摘要： A processing unit (PU) retrieves a file from system memory and loads it into its internal memory. The PU extracts a processor type from the file's header which identifies whether the file should execute on the PU or a synergistic processing unit (SPU). If an SPU should execute the file, the PU DMA's the file to the SPU for execution. In one embodiment, the file is a combined file which includes both PU and SPU code. In this embodiment, the PU identifies one or more section headers included in the file which indicates embedded SPU code within the combined file. In this embodiment, the PU extracts the SPU code from the combined file and DMA's the extracted code to an SPU for execution.
摘要翻译：处理单元（PU）从系统存储器检索文件并将其加载到其内部存储器中。 PU从文件头中提取一种处理器类型，用于标识文件是否应在PU或协同处理单元（SPU）上执行。如果SPU应该执行该文件，PU DMA将该文件提交给SPU执行。在一个实施例中，该文件是包括PU和SPU代码的组合文件。在该实施例中，PU识别包括在文件中的一个或多个区段标题，其指示组合文件内的嵌入式SPU代码。在本实施例中，PU从组合文件中提取SPU代码，并将提取的代码DMA提取给SPU以执行。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式