会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Apparatus and method for synthesizing module
    • 用于合成模块的装置和方法
    • US06209119B1
    • 2001-03-27
    • US09057477
    • 1998-04-09
    • Masahiro Fukui
    • Masahiro Fukui
    • G06F1750
    • G06F17/5045G06F17/5068
    • A functional-level processing unit converts a data path diagram into logic circuit data. A logic-level processing unit specifies cells in a data path circuit based on the logic circuit data. A synthesis processing unit uses geometrical functions of the cells which have been parameterized by delays thereof, thereby synthesizing a layout module for the data path circuit based on the logic circuit data used to specify the cells and on a floorplan for the module. The synthesis processing unit also obtains a geometrical function parameterized by delay for the layout module. By synthesizing a layout module using the geometrical functions of the cells, which have been parameterized by the delays thereof, the geometry of the layout module can be optimized with high accuracy. In addition, by generating a geometrical function for the layout module, it becomes easier to establish a linkage to the upper process of design.
    • 功能级处理单元将数据路径图转换为逻辑电路数据。 逻辑电平处理单元基于逻辑电路数据指定数据路径电路中的单元。 合成处理单元使用已经被其延迟参数化的单元的几何函数,从而基于用于指定单元的逻辑电路数据和模块的平面布局图合成用于数据路径电路的布局模块。 合成处理单元还获得布局模块的延迟参数化的几何函数。 通过使用由其延迟参数化的单元的几何功能来合成布局模块,可以高精度地优化布局模块的几何形状。 另外,通过为布局模块生成几何函数,建立与上层设计过程的链接变得更加容易。