会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • DIGITAL VLSI CIRCUIT AND IMAGE PROCESSING DEVICE INTO WHICH THE SAME IS ASSEMBLED
    • 数字VLSI电路和图像处理装置同时组装
    • US20090024866A1
    • 2009-01-22
    • US12278015
    • 2007-02-05
    • Masahiko YoshimotoKentaro Kawakami
    • Masahiko YoshimotoKentaro Kawakami
    • G06F1/04G06F9/302
    • G06F1/10G06F1/3203G06F1/3237Y02D10/128
    • A digital VLSI circuit is provided with functions in which the number of switching operations to supply electric power to each arithmetic operation unit is reduced in a restricted period of time while electric power supply is controlled for each arithmetic operation unit, so that low power consumption can be achieved in real pipe-line arithmetic operation. The VLSI circuit that performs each stage of the pipe-line arithmetic operation is comprised of a plurality of arithmetic operation units for carrying out arithmetic operations in synchronization with a clock signal, a detecting means for detecting completion of the stage in the arithmetic operation assigned to the arithmetic operation unit, and a clock signal supply control means for controlling supply/stop operation of the clock signal to each arithmetic operation unit, wherein the clock signal supply control means stops supplying the clock signal to a certain arithmetic operation unit when the detecting means detects the completion of the arithmetic operation assigned to the same, and restarts supplying the clock signal to all the arithmetic operation units for a next pipe-line arithmetic operation when the detecting means detects the completion of the arithmetic operations assigned to them.
    • 数字VLSI电路具有这样的功能,其中在每个算术运算单元控制电力供应时,在限制的时间段内减少向每个算术运算单元供电的开关操作次数,从而低功耗可以 在实际管线算术运算中实现。 执行管线算术运算的每个阶段的VLSI电路包括用于与时钟信号同步地执行算术运算的多个算术运算单元,检测装置,用于检测分配给 算术运算单元,以及时钟信号供给控制单元,用于控制对每个算术运算单元的时钟信号的供给/停止运行,其中,当所述检测单元检测到所述检测单元时,所述时钟信号供给控制单元停止向所述算术运算单元供给所述时钟信号 检测到分配给其的算术运算的完成,并且当检测装置检测到分配给它们的算术运算的完成时,重新开始向所有算术运算单元提供时钟信号用于下一个管线算术运算。
    • 3. 发明授权
    • Clock stop and restart control to pipelined arithmetic processing units processing plurality of macroblock data in image frame per frame processing period
    • 对每帧处理周期的图像帧处理多个宏块数据的流水线运算处理单元进行时钟停止和重启控制
    • US08291256B2
    • 2012-10-16
    • US12278015
    • 2007-02-05
    • Masahiko YoshimotoKentaro KawakamiJun Takemura
    • Masahiko YoshimotoKentaro KawakamiJun Takemura
    • G06F1/04G06F15/80
    • G06F1/10G06F1/3203G06F1/3237Y02D10/128
    • A digital VLSI circuit is provided with functions in which the number of switching operations to supply electric power to each arithmetic operation unit is reduced in a restricted period of time while electric power supply is controlled for each arithmetic operation unit, so that low power consumption can be achieved in real pipe-line arithmetic operation. The VLSI circuit that performs each stage of the pipe-line arithmetic operation is comprised of a plurality of arithmetic operation units for carrying out arithmetic operations in synchronization with a clock signal, a detecting means for detecting completion of the stage in the arithmetic operation assigned to the arithmetic operation unit, and a clock signal supply control means for controlling supply/stop operation of the clock signal to each arithmetic operation unit, wherein the clock signal supply control means stops supplying the clock signal to a certain arithmetic operation unit when the detecting means detects the completion of the arithmetic operation assigned to the same, and restarts supplying the clock signal to all the arithmetic operation units for a next pipe-line arithmetic operation when the detecting means detects the completion of the arithmetic operations assigned to them.
    • 数字VLSI电路具有这样的功能,其中在每个算术运算单元控制电力供应时,在限制的时间段内减少向每个算术运算单元供电的开关操作次数,从而低功耗可以 在实际管线算术运算中实现。 执行管线算术运算的每个阶段的VLSI电路包括用于与时钟信号同步地执行算术运算的多个算术运算单元,检测装置,用于检测分配给 算术运算单元,以及时钟信号供给控制单元,用于控制对每个算术运算单元的时钟信号的供给/停止运行,其中,当所述检测单元检测到所述检测单元时,所述时钟信号供给控制单元停止向所述算术运算单元供给所述时钟信号 检测到分配给其的算术运算的完成,并且当检测装置检测到分配给它们的算术运算的完成时,重新开始向所有算术运算单元提供时钟信号用于下一个管线算术运算。