会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明授权
    • Running native code across single or multi-core hybrid processor achitecture
    • 通过单核或多核混合处理器架构运行本地代码
    • US08752056B2
    • 2014-06-10
    • US11949139
    • 2007-12-03
    • Nobuhiro AsaiRajesh R. BordawekarRavi ShahHayato Uenohara
    • Nobuhiro AsaiRajesh R. BordawekarRavi ShahHayato Uenohara
    • G06F9/46
    • G06F9/4484G06F9/45504
    • Provided is a method that enables an interpretive engine to execute in a non-homogeneous, multiple processor architecture. Am interpretive engine is modified to identify code native to a target processor that is executing an ISA different than the ISA of the processor executing the interpretive engine. An intermediate function is called to correlate the native code with a processor type and a target processor is identified. A context is created for the native code and the context is either transmitted to the target processor or stored in a memory location such that the target processor may retrieve the context. Once the context is transmitted, the target processor executes the task. Results are either transmitted to the originating processor or placed in memory such that the originating processor can access the result and the originating processor is signaled of the completion of the task.
    • 提供了一种使得解释引擎能够在非均匀的多处理器架构中执行的方法。 修改解释引擎以识别正在执行与执行解释引擎的处理器的ISA不同的ISA的目标处理器的本机代码。 调用中间函数来将本地代码与处理器类型相关联,并且识别目标处理器。 为本地代码创建上下文,并且将上下文传送到目标处理器或存储在存储器位置中,使得目标处理器可以检索上下文。 一旦上下文被传送,目标处理器执行该任务。 结果被发送到始发处理器或放置在存储器中,使得始发处理器可以访问结果,并且发起处理器被告知完成任务。
    • 10. 发明申请
    • METHOD FOR RUNNING NATIVE CODE ACROSS SINGLE OR MULTI-CORE HYBRID PROCESSOR ACHITECTURE
    • 通过单个或多个核心混合处理器执行运行原始代码的方法
    • US20090144528A1
    • 2009-06-04
    • US11949139
    • 2007-12-03
    • Nobuhiro AsaiRajesh R. BordawekarRavi ShahHayato Uenohara
    • Nobuhiro AsaiRajesh R. BordawekarRavi ShahHayato Uenohara
    • G06F9/44G06F9/06
    • G06F9/4484G06F9/45504
    • Provided is a method that enables an interpretive engine to execute in a non-homogeneous, multiple processor architecture. Am interpretive engine is modified to identify code native to a target processor that is executing an ISA different than the ISA of the processor executing the interpretive engine. An intermediate function is called to correlate the native code with a processor type and a target processor is identified. A context is created for the native code and the context is either transmitted to the target processor or stored in a memory location such that the target processor may retrieve the context. Once the context is transmitted, the target processor executes the task. Results are either transmitted to the originating processor or placed in memory such that the originating processor can access the result and the originating processor is signaled of the completion of the task.
    • 提供了一种使得解释引擎能够在非均匀的多处理器架构中执行的方法。 修改解释引擎以识别正在执行与执行解释引擎的处理器的ISA不同的ISA的目标处理器的本机代码。 调用中间函数来将本地代码与处理器类型相关联,并且识别目标处理器。 为本地代码创建上下文,并且将上下文传送到目标处理器或存储在存储器位置中,使得目标处理器可以检索上下文。 一旦上下文被传送,目标处理器执行该任务。 结果被发送到始发处理器或放置在存储器中,使得始发处理器可以访问结果,并且发起处理器被告知完成任务。