专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07197585B2 Method and apparatus for managing the execution of a broadcast instruction on a guest processor 失效
标题翻译：用于管理客机处理器上的广播指令的执行的方法和装置
公开(公告)号：US07197585B2
公开(公告)日：2007-03-27
申请号：US10262311
申请日：2002-09-30
申请人： Mark S. Farrell , Charles W. Gainey , Jeffrey P. Kubala , Damian L. Osisek
发明人： Mark S. Farrell , Charles W. Gainey , Jeffrey P. Kubala , Damian L. Osisek
IPC分类号： G06F12/00
CPC分类号： G06F9/52 , G06F9/3004 , G06F9/30087 , G06F9/45533 , G06F12/1072
摘要： A method and apparatus for managing the execution on guest processors of a broadcast instruction requiring a corresponding operation on other processors of a guest machine. Each of a plurality of processors on an information handling system is operable either as a host processor under the control of a host program executing on a host machine or as a guest processor under the control of a guest program executing on a guest machine. The guest machine is defined by the host program executing on the host machine and contains a plurality of such guest processors forming a guest multiprocessing configuration. A lock is defined for the guest machine containing an indication of whether it is being held by a host lock holder from the host program and a count of the number of processors holding the lock as guest lock holders. Upon decoding a broadcast instruction executing on a processor operating as a guest processor, the lock is tested to determine whether it is being held by a host lock holder. If the lock is being held by a host lock holder, an instruction interception is recognized and execution of the instruction is terminated. If the lock is not being held by a host lock holder, the lock is updated to indicate that it is being held by the guest processor as a shared lock holder, the instruction is executed, and then the lock is updated a second time to indicate that it is no longer being held by the guest processor as a shared lock holder.
摘要翻译：一种用于管理在客机处理器上执行需要在客机的其它处理器上进行相应操作的广播指令的方法和装置。信息处理系统上的多个处理器中的每个处理器可以在主机程序的控制下作为主机处理器操作，在主机上执行的主机程序或作为来宾处理器，在访客机器上执行的访客程序的控制下。客机由在主机上执行的主机程序定义，并且包含形成客户机多处理配置的多个这样的客户处理器。为客机定义了一个锁，其中包含主机锁持有人是否从主机程序保持的指示，以及将锁定的数量计数为访客锁持有者。在解码在作为来宾处理器操作的处理器上执行的广播指令时，测试该锁以确定其是否被主机锁持有器保持。如果主机锁持有者握住锁，则识别指令拦截并终止指令的执行。如果锁没有被主机锁持有者握住，则锁被更新以指示它被访客处理器保持为共享锁持有者，执行指令，然后再次更新锁以指示它不再被访客处理器作为共享锁定座持有。

2. 发明授权

US07650469B2 Determining whether a non-running processor has access to an address space 有权
标题翻译：确定不运行的处理器是否可以访问地址空间
公开(公告)号：US07650469B2
公开(公告)日：2010-01-19
申请号：US11470468
申请日：2006-09-06
申请人： Greg A. Dyck , Charles W. Gainey , Jeffrey P. Kubala , James H. Mulder , Damian L. Osisek , Robert R. Rogers , Mark A. Wisniewski , Leslie W. Wyman
发明人： Greg A. Dyck , Charles W. Gainey , Jeffrey P. Kubala , James H. Mulder , Damian L. Osisek , Robert R. Rogers , Mark A. Wisniewski , Leslie W. Wyman
IPC分类号： G06F13/00
CPC分类号： G06F9/45533 , G06F9/52
摘要： A method is provided for determining whether a logical processor of an information processing system has access to an address space of the information processing system. An instruction is issued by a first processor, the instruction referencing a target logical processor and a target address space. In response to the instruction, first information is checked to determine whether the target logical processor is running. When it is determined that the target logical processor is not running, second information is checked by a host program to determine whether the target logical processor has access to the target address space.
摘要翻译：提供了一种用于确定信息处理系统的逻辑处理器是否能够访问信息处理系统的地址空间的方法。指令由第一处理器发出，该指令引用目标逻辑处理器和目标地址空间。响应于该指令，检查第一信息以确定目标逻辑处理器是否正在运行。当确定目标逻辑处理器未运行时，主机程序检查第二信息，以确定目标逻辑处理器是否能够访问目标地址空间。

3. 发明申请

US20080059719A1 Determining Whether A Non-Running Processor Has Access To An Address Space 有权
标题翻译：确定非运行处理器是否可以访问地址空间
公开(公告)号：US20080059719A1
公开(公告)日：2008-03-06
申请号：US11470468
申请日：2006-09-06
申请人： Greg A. Dyck , Charles W. Gainey , Jeffrey P. Kubala , James H. Mulder , Damian L. Osisek , Robert R. Rogers , Mark A. Wisniewski , Leslie W. Wyman
发明人： Greg A. Dyck , Charles W. Gainey , Jeffrey P. Kubala , James H. Mulder , Damian L. Osisek , Robert R. Rogers , Mark A. Wisniewski , Leslie W. Wyman
IPC分类号： G06F12/14
CPC分类号： G06F9/45533 , G06F9/52
摘要： A method is provided for determining whether a logical processor of an information processing system has access to an address space of the information processing system. An instruction is issued by a first processor, the instruction referencing a target logical processor and a target address space. In response to the instruction, first information is checked to determine whether the target logical processor is running. When it is determined that the target logical processor is not running, second information is checked by a host program to determine whether the target logical processor has access to the target address space.
摘要翻译：提供了一种用于确定信息处理系统的逻辑处理器是否能够访问信息处理系统的地址空间的方法。指令由第一处理器发出，该指令引用目标逻辑处理器和目标地址空间。响应于该指令，检查第一信息以确定目标逻辑处理器是否正在运行。当确定目标逻辑处理器未运行时，主机程序检查第二信息，以确定目标逻辑处理器是否能够访问目标地址空间。

4. 发明申请

US20130246769A1 RUN-TIME INSTRUMENTATION MONITORING FOR PROCESSOR CHARACTERISTIC CHANGES 有权
标题翻译：处理器特性变化的运行时间仪表监控
公开(公告)号：US20130246769A1
公开(公告)日：2013-09-19
申请号：US13422542
申请日：2012-03-16
申请人： Mark S. Farrell , Charles W. Gainey, JR. , Marcel M. Mitran , Damian L. Osisek , Chung-Lung K. Shum , Timothy J. Slegel , Brian L. Smith
发明人： Mark S. Farrell , Charles W. Gainey, JR. , Marcel M. Mitran , Damian L. Osisek , Chung-Lung K. Shum , Timothy J. Slegel , Brian L. Smith
IPC分类号： G06F9/30
CPC分类号： G06F9/30145 , G06F9/3005 , G06F9/45533 , G06F11/3466 , G06F11/348 , G06F11/3644 , G06F2201/86 , G06F2201/88
摘要： Embodiments of the invention relate to monitoring processor characteristic information of a processor using run-time-instrumentation. An aspect of the invention includes executing an instruction stream on the processor and detecting a run-time instrumentation sample point of the executing instruction stream on the processor. A reporting group is stored in a run-time instrumentation program buffer based on the run-time instrumentation sample point. The reporting group includes processor characteristic information associated with the processor.
摘要翻译：本发明的实施例涉及使用运行时间仪器监视处理器的处理器特性信息。本发明的一个方面包括在处理器上执行指令流并检测处理器上的执行指令流的运行时检测采样点。基于运行时仪器采样点，报告组存储在运行时仪表程序缓冲区中。报告组包括与处理器相关联的处理器特性信息。

5. 发明授权

US08176279B2 Managing use of storage by multiple pageable guests of a computing environment 有权
标题翻译：管理计算环境的多个可分页访客的存储使用
公开(公告)号：US08176279B2
公开(公告)日：2012-05-08
申请号：US12052675
申请日：2008-03-20
申请人： Mark S. Farrell , Charles W. Gainey, Jr. , Dan F. Greiner , Lisa Cranton Heller , Damian L. Osisek
发明人： Mark S. Farrell , Charles W. Gainey, Jr. , Dan F. Greiner , Lisa Cranton Heller , Damian L. Osisek
IPC分类号： G06F12/00
CPC分类号： G06F3/0622 , G06F3/0637 , G06F3/0673 , G06F11/0712 , G06F11/0727 , G06F11/073 , G06F11/0751 , G06F11/079 , G06F11/0793 , G06F12/1009 , G06F12/109 , G06F12/1408 , G06F12/145 , G06F12/1458 , G06F12/1475 , G06F12/1483 , G06F12/1491 , G06F2212/151 , G06F2212/654 , G06F2212/657
摘要： Management of storage used by pageable guests of a computing environment is facilitated. An enhanced suppression-on-protection facility is provided that enables the determination of which level of protection (host or guest) caused a fault condition, in response to an attempted storage access.
摘要翻译：易于管理计算环境的可分页访客使用的存储。提供增强的抑制保护设施，其能够响应于尝试的存储访问来确定导致故障状况的哪个级别的保护（主机或客户机）。

6. 发明申请

US20080072224A1 ENHANCED STORE FACILITY LIST SYSTEM AND OPERATION 有权
标题翻译：加强店铺设施清单制度和运作
公开(公告)号：US20080072224A1
公开(公告)日：2008-03-20
申请号：US11532177
申请日：2006-09-15
申请人： Mark A. Check , John R. Ehrman , Mark S. Farrell , Mike S. Fulton , Charles W. Gainey , Dan F. Greiner , Damian L. Osisek , Peter J. Relson
发明人： Mark A. Check , John R. Ehrman , Mark S. Farrell , Mike S. Fulton , Charles W. Gainey , Dan F. Greiner , Damian L. Osisek , Peter J. Relson
IPC分类号： G06F9/455
CPC分类号： G06F9/30076 , G06F9/45558 , G06F9/5077 , G06F2009/45579
摘要： A method is provided for recording a list of facilities available to a program executing on an information processing system. In such method a storage location and a length of data are defined for recording the list of facilities by a program being executed on the information processing system. An instruction is issued by the program for determining the available facilities and recording the list of available facilities in accordance with the defined storage location and data length. A processor executes the instruction to determine the available facilities and record the list of facilities in accordance with the defined storage location and defined data length. The recorded list of facilities can then be read by the first program.
摘要翻译：提供了一种用于记录可用于在信息处理系统上执行的程序的设施的列表的方法。在这种方法中，定义了存储位置和数据长度，用于通过在信息处理系统上执行的程序记录设施列表。程序发出用于确定可用设施并根据定义的存储位置和数据长度记录可用设施的列表的指令。处理器执行指令以确定可用设施，并根据定义的存储位置和定义的数据长度记录设施列表。记录的设施清单可以由第一个程序读取。

7. 发明授权

US07725894B2 Enhanced un-privileged computer instruction to store a facility list 有权
标题翻译：增强非特权计算机指令来存储设施清单
公开(公告)号：US07725894B2
公开(公告)日：2010-05-25
申请号：US11532177
申请日：2006-09-15
申请人： Mark A. Check , John R. Ehrman , Mark S. Farrell , Mike S. Fulton , Charles W. Gainey , Dan F. Greiner , Damian L. Osisek , Peter J. Relson
发明人： Mark A. Check , John R. Ehrman , Mark S. Farrell , Mike S. Fulton , Charles W. Gainey , Dan F. Greiner , Damian L. Osisek , Peter J. Relson
IPC分类号： G06F9/455
CPC分类号： G06F9/30076 , G06F9/45558 , G06F9/5077 , G06F2009/45579
摘要： A method is provided for recording a list of facilities available to a program executing on an information processing system. In such method a storage location and a length of data are defined for recording the list of facilities by a program being executed on the information processing system. An instruction is issued by the program for determining the available facilities and recording the list of available facilities in accordance with the defined storage location and data length. A processor executes the instruction to determine the available facilities and record the list of facilities in accordance with the defined storage location and defined data length. The recorded list of facilities can then be read by the first program.
摘要翻译：提供了一种用于记录可用于在信息处理系统上执行的程序的设施的列表的方法。在这种方法中，定义了存储位置和数据长度，用于通过在信息处理系统上执行的程序记录设施列表。程序发出用于确定可用设施并根据定义的存储位置和数据长度记录可用设施的列表的指令。处理器执行指令以确定可用设施，并根据定义的存储位置和定义的数据长度记录设施列表。记录的设施清单可以由第一个程序读取。

8. 发明申请

US20090217098A1 MANAGING USE OF STORAGE BY MULTIPLE PAGEABLE GUESTS OF A COMPUTING ENVIRONMENT 有权
标题翻译：管理使用计算环境的多个可访问的客户的存储
公开(公告)号：US20090217098A1
公开(公告)日：2009-08-27
申请号：US12052675
申请日：2008-03-20
申请人： Mark S. Farrell , Charles W. Gainey, JR. , Dan F. Greiner , Lisa Cranton Heller , Damian L. Osisek
发明人： Mark S. Farrell , Charles W. Gainey, JR. , Dan F. Greiner , Lisa Cranton Heller , Damian L. Osisek
IPC分类号： G06F11/28
CPC分类号： G06F3/0622 , G06F3/0637 , G06F3/0673 , G06F11/0712 , G06F11/0727 , G06F11/073 , G06F11/0751 , G06F11/079 , G06F11/0793 , G06F12/1009 , G06F12/109 , G06F12/1408 , G06F12/145 , G06F12/1458 , G06F12/1475 , G06F12/1483 , G06F12/1491 , G06F2212/151 , G06F2212/654 , G06F2212/657
摘要： Management of storage used by pageable guests of a computing environment is facilitated. An enhanced suppression-on-protection facility is provided that enables the determination of which level of protection (host or guest) caused a fault condition, in response to an attempted storage access.
摘要翻译：易于管理计算环境的可分页访客使用的存储。提供增强的抑制保护设施，其能够响应于尝试的存储访问来确定导致故障状况的哪个级别的保护（主机或客户机）。

9. 发明授权

US09454462B2 Run-time instrumentation monitoring for processor characteristic changes 有权
标题翻译：运行时仪表监控处理器特性变化
公开(公告)号：US09454462B2
公开(公告)日：2016-09-27
申请号：US13422542
申请日：2012-03-16
申请人： Mark S. Farrell , Charles W. Gainey, Jr. , Marcel M. Mitran , Damian L. Osisek , Chung-Lung K. Shum , Timothy J. Slegel , Brian L. Smith
发明人： Mark S. Farrell , Charles W. Gainey, Jr. , Marcel M. Mitran , Damian L. Osisek , Chung-Lung K. Shum , Timothy J. Slegel , Brian L. Smith
IPC分类号： G06F9/30 , G06F11/36 , G06F11/34
CPC分类号： G06F9/30145 , G06F9/3005 , G06F9/45533 , G06F11/3466 , G06F11/348 , G06F11/3644 , G06F2201/86 , G06F2201/88
摘要： The invention relates to monitoring processor characteristic information of a processor using run-time-instrumentation. An aspect of the invention includes executing an instruction stream on the processor and detecting a run-time instrumentation sample point of the executing instruction stream on the processor. A reporting group is stored in a run-time instrumentation program buffer based on the run-time instrumentation sample point. The reporting group includes processor characteristic information associated with the processor.
摘要翻译：本发明涉及使用运行时间仪器监视处理器的处理器特性信息。本发明的一个方面包括在处理器上执行指令流并检测处理器上的执行指令流的运行时检测采样点。基于运行时仪器采样点，报告组存储在运行时仪表程序缓冲区中。报告组包括与处理器相关联的处理器特性信息。

10. 发明授权

US07552436B2 Memory mapped input/output virtualization 有权
标题翻译：内存映射输入/输出虚拟化
公开(公告)号：US07552436B2
公开(公告)日：2009-06-23
申请号：US10723405
申请日：2003-11-25
申请人： Frank William Brice, Jr. , Richard K. Errickson , Mark S. Farrell , Charles W. Gainey, Jr. , Thomas A. Gregg , Carol B. Hernandez , Damian L. Osisek , Donald W. Schmidt
发明人： Frank William Brice, Jr. , Richard K. Errickson , Mark S. Farrell , Charles W. Gainey, Jr. , Thomas A. Gregg , Carol B. Hernandez , Damian L. Osisek , Donald W. Schmidt
IPC分类号： G06F9/46 , G06F3/00
CPC分类号： G06F12/0292 , G06F9/45537 , G06F2212/206
摘要： A method of performing memory mapped input output operations to an alternate address space comprising: establishing a first instruction directed to a first memory mapped input output alternate address space associated with an adapter to store data in accordance with a definition of a z/Architecture; establishing a second instruction directed to the first memory mapped input output alternate address space associated with an adapter to load data in accordance with a definition of a z/Architecture; allocating at least one of a real resource and a virtual resource associated with the first alternate address space to a process; ensuring that the selected process corresponds with the process to which the resource is allocated. The process issues at least one of the first instruction and the second instruction and thereby causes execution of at least one of the store and load with the first alternate address space.
摘要翻译：一种向备用地址空间执行存储器映射输入输出操作的方法，包括：根据z / Architecture的定义，建立指向与适配器相关联的第一存储器映射输入输出备用地址空间的第一指令以存储数据; 建立指向与适配器相关联的第一存储器映射输入输出交替地址空间的第二指令，以根据z / Architecture的定义加载数据; 将与所述第一替代地址空间相关联的实际资源和虚拟资源中的至少一个分配给进程; 确保所选择的进程与分配资源的进程相对应。该过程发生第一指令和第二指令中的至少一个，从而导致使用第一替代地址空间执行存储和加载中的至少一个。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式