会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Feedback DAC chopper stabilization in a CT single ended multi-bit sigma delta ADC
    • 反馈DAC斩波器稳定在CT单端多位Σ-ΔADC
    • US20060071834A1
    • 2006-04-06
    • US11224457
    • 2005-09-12
    • Maria del Mar Charmarro MartiPaul Morrow
    • Maria del Mar Charmarro MartiPaul Morrow
    • H03M3/00
    • H03M3/34H03M3/424H03M3/454
    • A multi-bit sigma-delta analog-to-digital converter (ADC) has a single-ended input for receiving an analog input signal. A multi-bit feedback current digital-to-analog converter (IDAC) generates a multi-level feedback current depending on a multibit digital feedback signal from a Flash ADC. The feedback current is summed with the input signal with the feedback current. The summed signal is integrated on a continuous-time basis. The IDAC is selectively connectable to the summing node via a first path and a second path. The first path transmits current from the IDAC to the summing node with a first polarity and the second path transmits current from the IDAC to the summing node with an inverted polarity. This can reduce flicker noise and can allow the converter to operate without any mid-scale biasing current sources.
    • 多位Σ-Δ模数转换器(ADC)具有用于接收模拟输入信号的单端输入。 多位反馈电流数/模转换器(IDAC)根据来自闪存ADC的多位数字反馈信号产生多电平反馈电流。 反馈电流与具有反馈电流的输入信号相加。 累加信号在连续时间基础上进行积分。 IDAC可以经由第一路径和第二路径选择性地连接到求和节点。 第一路径将电流从IDAC发送到具有第一极性的求和节点,并且第二路径以反相极性将电流从IDAC发送到求和节点。 这可以降低闪烁噪声,并且可以允许转换器在没有任何中等偏置电流源的情况下工作。
    • 3. 发明申请
    • Differential front-end continuous-time sigma-delta ADC using chopper stabilisation
    • 差分前端连续时间Σ-ΔADC使用斩波稳定
    • US20060139192A1
    • 2006-06-29
    • US11228113
    • 2005-09-16
    • Paul MorrowMaria del Mar Chamarro MartiColin LydenMike KeaneRobert AdamsRichard O'BrienPaschal MinogueHans Mansson
    • Paul MorrowMaria del Mar Chamarro MartiColin LydenMike KeaneRobert AdamsRichard O'BrienPaschal MinogueHans Mansson
    • H03M3/00
    • H03M3/34H03M3/332H03M3/424H03M3/454
    • A multi-bit continuous-time sigma-delta analog-to-digital converter (ADC) has a differential input stage which receives an analog input signal current. A multi-bit feedback current digital-to-analog converter (IDAC) generates a multi-level feedback current depending on a digital feedback signal from a flash ADC. An integrator has a differential input that integrates the difference of the generated current by the multi-bit IDAC and the input signal current on a continuous-time basis. The input stage further comprises a first biasing current source and a second biasing current source which bias the input stage in a mid-scale condition. A first summing node connects to the first differential input line, a first differential input of the integrator and the first output branch. A second summing node connects to the second differential input line, a second differential input of the integrator and the second output branch. A set of chopping switches alternately connect the biasing current sources to the summing nodes in a first configuration and a second, reversed, configuration. The converter receives a modulator clock signal at a frequency FS and the chopping switches can operate at FS or a binary subdivision thereof. The integrator amplifier can also be chopper-stabilized.
    • 多位连续时间Σ-Δ模数转换器(ADC)具有接收模拟输入信号电流的差分输入级。 多位反馈电流数模转换器(IDAC)根据闪存ADC的数字反馈信号产生多电平反馈电流。 积分器具有差分输入,其通过多位IDAC产生的电流与输入信号电流的连续时间积分。 输入级还包括第一偏置电流源和在中等尺度条件下偏置输入级的第二偏置电流源。 第一求和节点连接到第一差分输入线,积分器的第一差分输入和第一输出分支。 第二求和节点连接到第二差分输入线,积分器和第二输出分支的第二差分输入。 一组斩波开关将偏置电流源以第一配置和第二反向配置交替地连接到求和节点。 转换器以频率F S S接收调制器时钟信号,并且斩波开关可以在F S或其二进制细分上工作。 积分放大器也可以斩波稳定。