专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08811075B2 Charge cycling by equalizing and regulating the source, well, and bit line levels during write operations for NAND flash memory: verify to program transition 有权
标题翻译：通过在NAND闪存的写操作期间均衡和调节源，阱和位线电平进行充电循环：验证程序转换
公开(公告)号：US08811075B2
公开(公告)日：2014-08-19
申请号：US13570779
申请日：2012-08-09
申请人： Hao Thai Nguyen , Juan Carlos Lee , Seungpil Lee , Jongmin Park , Man Lung Mui
发明人： Hao Thai Nguyen , Juan Carlos Lee , Seungpil Lee , Jongmin Park , Man Lung Mui
IPC分类号： G11C11/34 , G11C16/04
CPC分类号： G11C11/5628 , G11C16/3454 , G11C2211/5621
摘要： In non-volatile memory devices, a write typically consists of an alternating set of pulse and verify operations. At the end of a pulse, the device must be biased properly for an accurate verify, after which the device is re-biased for the next pulse. The intervals between the pulse and verify phases are considered. For the interval after a pulse, but before establishing the verify conditions, the source, bit line, and, optionally, the well levels can be equalized and then regulated at a desired DC level. After a verify phase, but before applying the biasing the memory for the next pulse, the source and bit line levels can be equalized to a DC level.
摘要翻译：在非易失性存储器件中，写入通常由交替的脉冲和验证操作组成。在脉冲结束时，器件必须被正确偏置才能进行准确的校验，之后器件被重新偏置用于下一个脉冲。考虑脉冲和验证阶段之间的间隔。对于脉冲之后的间隔，但是在建立验证条件之前，可以将源极，位线以及可能的阱电平相等化，然后在期望的DC电平进行调节。在验证阶段之后，但是在将存储器应用于下一个脉冲之前，源和位线电平可以均衡为直流电平。

2. 发明授权

US08169831B2 High speed sense amplifier array and method for non-volatile memory 有权
标题翻译：高速读出放大器阵列和非易失性存储器的方法
公开(公告)号：US08169831B2
公开(公告)日：2012-05-01
申请号：US13100164
申请日：2011-05-03
申请人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee , Fanglin Zhang , Chi-Ming Wang
发明人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee , Fanglin Zhang , Chi-Ming Wang
IPC分类号： G11C16/26
CPC分类号： G11C16/26 , G11C7/02 , G11C7/06 , G11C11/5642 , G11C16/0483 , G11C2211/5634
摘要： Sensing circuits for sensing a conduction current of a memory cell among a group of non-volatile memory cells being sensed in parallel and providing the result thereof to a data bus are presented. A precharge circuit is coupled to a node for charging the node to an initial voltage. An intermediate circuit is also coupled to the node and connectable to the memory cell, whereby current from the precharge circuit can be supplied to the memory cell. The circuit also includes a comparator circuit to perform a determination the conduction current by a rate of discharge at the node; a data latch coupled to the comparator circuit to hold the result of said determination; and a transfer gate coupled to the data latch to supply a result latched therein to the data bus independently of the node. This arrangement improves sensing performance and can help to eliminate noise on the analog sensing path during sensing and reduce switching current.
摘要翻译：提供用于感测并联感测的一组非易失性存储器单元中的存储器单元的传导电流的感测电路，并将其结果提供给数据总线。预充电电路耦合到用于将节点充电到初始电压的节点。中间电路也耦合到节点并且可连接到存储器单元，由此来自预充电电路的电流可以被提供给存储单元。电路还包括比较器电路，用于通过节点处的放电速率来确定传导电流; 耦合到所述比较器电路以保持所述确定的结果的数据锁存器; 以及传输门，其耦合到数据锁存器，以将保存在其中的结果独立于该节点提供给数据总线。这种布置提高了感测性能，并且可以帮助消除感测过程中模拟感测路径上的噪声并降低开关电流。

3. 发明申请

US20110205804A1 High Speed Sense Amplifier Array and Method for Non-Volatile Memory 有权
标题翻译：高速感应放大器阵列和非易失性存储器的方法
公开(公告)号：US20110205804A1
公开(公告)日：2011-08-25
申请号：US13100164
申请日：2011-05-03
申请人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee , Fanglin Zhang , Chi-Ming Wang
发明人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee , Fanglin Zhang , Chi-Ming Wang
IPC分类号： G11C16/28
CPC分类号： G11C16/26 , G11C7/02 , G11C7/06 , G11C11/5642 , G11C16/0483 , G11C2211/5634
摘要： Sensing circuits for sensing a conduction current of a memory cell among a group of non-volatile memory cells being sensed in parallel and providing the result thereof to a data bus are presented. A precharge circuit is coupled to a node for charging the node to an initial voltage. An intermediate circuit is also coupled to the node and connectable to the memory cell, whereby current from the precharge circuit can be supplied to the memory cell. The circuit also includes a comparator circuit to perform a determination the conduction current by a rate of discharge at the node; a data latch coupled to the comparator circuit to hold the result of said determination; and a transfer gate coupled to the data latch to supply a result latched therein to the data bus independently of the node. This arrangement improves sensing performance and can help to eliminate noise on the analog sensing path during sensing and reduce switching current.
摘要翻译：提供用于感测并联感测的一组非易失性存储器单元中的存储器单元的传导电流的感测电路，并将其结果提供给数据总线。预充电电路耦合到用于将节点充电到初始电压的节点。中间电路也耦合到节点并且可连接到存储器单元，由此来自预充电电路的电流可以被提供给存储单元。电路还包括比较器电路，用于通过节点处的放电速率来确定传导电流; 耦合到所述比较器电路以保持所述确定的结果的数据锁存器; 以及传输门，其耦合到数据锁存器，以将保存在其中的结果独立于该节点提供给数据总线。这种布置提高了感测性能，并且可以帮助消除感测过程中模拟感测路径上的噪声并降低开关电流。

4. 发明申请

US20090323420A1 MINIMIZING POWER NOISE DURING SENSING IN MEMORY DEVICE 有权
标题翻译：在存储器件中感测期间最小化电源噪声
公开(公告)号：US20090323420A1
公开(公告)日：2009-12-31
申请号：US12163115
申请日：2008-06-27
申请人： Seungpil Lee , Hao Thai Nguyen , Man Lung Mui
发明人： Seungpil Lee , Hao Thai Nguyen , Man Lung Mui
IPC分类号： G11C16/06 , G11C5/14 , G11C7/00
CPC分类号： G11C7/02 , G11C5/147 , G11C7/06 , G11C7/067 , G11C8/10 , G11C11/5642 , G11C16/0483 , G11C16/26 , G11C27/005 , G11C2207/005
摘要： In a sensing method, accuracy of sensing operations, such as read or verify, in a memory device is improved by avoiding fluctuations in a sense amp supply voltage which can occur when different sense amps are strobed at different times. First and second sets of sense amps perform a sensing operation on respective storage elements, such as in an all bit line configuration. The first set of sense amps is strobed at a first time point. In response, a sensed analog level is converted to digital data. The A/D conversion relies on the sense amp supply voltage being accurate. To avoid a fluctuation in the sense amp supply voltage, a bypass path allows the storage elements associated with the first set of sense amps to continue to draw power from the sense amp supply voltage. The second set of sense amps is strobed at a later, second time point.
摘要翻译：在感测方法中，通过避免当在不同时间选通不同的感测放大器时可能发生的感测放大器电源电压的波动，改进了存储器件中的读取或验证等感测操作的精度。第一和第二组感测放大器对各个存储元件执行感测操作，例如以全位线配置。第一组感测放大器在第一时间点选。作为响应，将感测的模拟电平转换为数字数据。 A / D转换依赖于正确的读出放大器电源电压。为了避免感测放大器电源电压的波动，旁路通路允许与第一组感测放大器相关联的存储元件继续从感测放大器电源电压获取功率。第二组感测放大器在稍后的第二时间点被选通。

5. 发明授权

US07545678B2 Non-volatile storage with source bias all bit line sensing 有权
标题翻译：具有源偏置的非易失性存储器全位线感测
公开(公告)号：US07545678B2
公开(公告)日：2009-06-09
申请号：US11772009
申请日：2007-06-29
申请人： Seungpil Lee , Hao Thai Nguyen , Man Lung Mui
发明人： Seungpil Lee , Hao Thai Nguyen , Man Lung Mui
IPC分类号： G11C16/06 , G11C16/04
CPC分类号： G11C16/0483 , G11C11/5628 , G11C11/5642 , G11C16/10 , G11C16/344 , G11C16/3454 , G11C2211/565
摘要： A NAND string in which bit line-to-bit line noise is discharged prior to sensing a programming condition of a selected non-volatile storage element in the NAND string. A source voltage is applied which boosts the voltage in conductive NAND strings. The voltage boost results in capacitive coupling of noise to neighboring NAND strings. A current pull down device is used to discharge each NAND string prior to performing sensing. After each NAND string is coupled to a discharge path for a predetermined amount of time, bit lines of the NAND string are coupled to voltage sense components for sensing the programming condition of the selected non-volatile storage elements based on a potential of the bit lines. The selected non-volatile storage elements may have a negative threshold voltage. Further, a word line associated with the selected non-volatile storage elements may be set at ground.
摘要翻译：在读取NAND串中选定的非易失性存储元件的编程条件之前，其中位线对位线噪声被放电的NAND串。施加源电压，其提高导电NAND串中的电压。电压升高导致噪声与相邻NAND串的电容耦合。电流下拉器件用于在执行感测之前对每个NAND串进行放电。在每个NAND串被连接到放电路径达预定时间量之后，NAND串的位线被耦合到电压感测组件，用于基于位线的电位感测所选择的非易失性存储元件的编程状态。所选择的非易失性存储元件可具有负阈值电压。此外，与所选择的非易失性存储元件相关联的字线可以被设置为接地。

6. 发明申请

US20090003068A1 METHOD FOR SOURCE BIAS ALL BIT LINE SENSING IN NON-VOLATILE STORAGE 有权
标题翻译：用于源非线性存储的全方位感测方法
公开(公告)号：US20090003068A1
公开(公告)日：2009-01-01
申请号：US11772002
申请日：2007-06-29
申请人： Seungpil Lee , Hao Thai Nguyen , Man Lung Mui
发明人： Seungpil Lee , Hao Thai Nguyen , Man Lung Mui
IPC分类号： G11C16/26
CPC分类号： G11C16/0483 , G11C11/5628 , G11C11/5642 , G11C16/26 , G11C16/32 , G11C16/3418 , G11C16/3454 , G11C2211/5645 , G11C2211/565
摘要： Bit line-to-bit line noise is discharged in a NAND string prior to sensing a programming condition of a selected non-volatile storage element in the NAND string. A source voltage is applied which boosts the voltage in conductive NAND strings. The voltage boost results in capacitive coupling of noise to neighboring NAND strings. A current pull down device is used to discharge each NAND string prior to performing sensing. After each NAND string is coupled to a discharge path for a predetermined amount of time, bit lines of the NAND string are coupled to voltage sense components for sensing the programming condition of the selected non-volatile storage elements based on a potential of the bit lines. The selected non-volatile storage elements may have a negative threshold voltage. Further, a word line associated with the selected non-volatile storage elements may be set at ground.
摘要翻译：在感测NAND串中所选择的非易失性存储元件的编程条件之前，位线对位线噪声在NAND串中放电。施加源电压，其提高导电NAND串中的电压。电压升高导致噪声与相邻NAND串的电容耦合。电流下拉器件用于在执行感测之前对每个NAND串进行放电。在每个NAND串被连接到放电路径达预定时间量之后，NAND串的位线被耦合到电压感测组件，用于基于位线的电位感测所选择的非易失性存储元件的编程状态。所选择的非易失性存储元件可具有负阈值电压。此外，与所选择的非易失性存储元件相关联的字线可以被设置为接地。

7. 发明授权

US08737132B2 Charge cycling by equalizing the source and bit line levels between pulses during no-verify write operations for NAND flash memory 有权
标题翻译：通过在NAND闪存的非验证写入操作期间均衡脉冲之间的源和位线电平来进行充电循环
公开(公告)号：US08737132B2
公开(公告)日：2014-05-27
申请号：US13570826
申请日：2012-08-09
申请人： Hao Thai Nguyen , Juan Carlos Lee , Seungpil Lee , Jongmin Park , Man Lung Mui
发明人： Hao Thai Nguyen , Juan Carlos Lee , Seungpil Lee , Jongmin Park , Man Lung Mui
IPC分类号： G11C16/04
CPC分类号： G11C11/5628 , G11C16/3454 , G11C2211/5621
摘要： In non-volatile memory devices, a write typically consists of an alternating set of pulse and verify operations. At the end of a pulse, the device must be biased properly for an accurate verify, after which the device is re-biased for the next pulse. In some cases a non-volatile memory is programmed by an alternating set of pulses, but, for at least some pulses without any intervening verify operations. After a one pulse, but before biasing the memory for the next pulse without an intervening very, the source and bit line levels can be left to float.
摘要翻译：在非易失性存储器件中，写入通常由交替的脉冲和验证操作组成。在脉冲结束时，器件必须被正确偏置才能进行准确的校验，之后器件被重新偏置用于下一个脉冲。在一些情况下，非易失性存储器通过交替的脉冲组编程，但对于至少一些没有任何中间验证操作的脉冲。在一个脉冲之后，但是在将存储器偏置在下一个脉冲之前，不会中断，源和位线电平可以保持浮动。

8. 发明申请

US20130223155A1 TEMPERATURE BASED COMPENSATION DURING VERIFY OPERATIONS FOR NON-VOLATILE STORAGE 有权
标题翻译：在非易失性存储的验证操作期间基于温度的补偿
公开(公告)号：US20130223155A1
公开(公告)日：2013-08-29
申请号：US13403934
申请日：2012-02-23
申请人： Ken Oowada , Yingda Dong , Gerrit Jan Hemink , Man Lung Mui , Hao Nguyen , Seungpil Lee , Jong Park , Fanglin Zhang
发明人： Ken Oowada , Yingda Dong , Gerrit Jan Hemink , Man Lung Mui , Hao Nguyen , Seungpil Lee , Jong Park , Fanglin Zhang
IPC分类号： G11C16/10
CPC分类号： G11C16/06 , G11C7/04 , G11C11/5642 , G11C16/0483 , G11C16/26 , G11C16/34 , G11C16/3454 , G11C16/3459 , G11C16/3481 , G11C29/021 , G11C29/026 , G11C29/028
摘要： A non-volatile storage system that performs programming and reading processes. The programming process includes coarse/fine programming and verify operations. Programming is verified by testing for two different threshold voltage levels while applying the same voltage level to the control gate of a memory cell by testing for current levels through the memory cells and adjusting the current levels tested for based on current temperature such that the difference between the two effective tested threshold voltage levels remains constant over temperature variation.
摘要翻译：执行编程和读取过程的非易失性存储系统。编程过程包括粗/精编程和验证操作。通过测试两个不同的阈值电压电平来验证编程，同时通过测试存储器单元的电流水平并基于当前温度调整测试的电流水平，将相同的电压电平施加到存储器单元的控制栅极，使得两个有效的测试阈值电压水平在温度变化上保持恒定。

9. 发明申请

US20110261625A1 Low Noise Sense Amplifier Array and Method for Nonvolatile Memory 有权
标题翻译：低噪声检测放大器阵列和非易失性存储器的方法
公开(公告)号：US20110261625A1
公开(公告)日：2011-10-27
申请号：US13178690
申请日：2011-07-08
申请人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee
发明人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee
IPC分类号： G11C16/26
CPC分类号： G11C7/02 , G11C7/065 , G11C7/08 , G11C7/12 , G11C11/5642 , G11C16/26
摘要： In sensing a page of nonvolatile memory cells with a corresponding group of sense modules in parallel, as each high current cell is identified, it is locked out from further sensing while others in the page continued to be sensed. The sense module involved in the locked out is then in a lockout mode and becomes inactive. A noise source from the sense module becomes significant when in the lockout mode. The noise is liable to interfere with the sensing of neighboring cells by coupling through its bit line to neighboring ones. The noise can also couple through the common source line of the page to affect the accuracy of ongoing sensing of the cells in the page. Improved sense modules and method isolate the noise from the lockout sense module from affecting the other sense modules still active in sensing memory cell in the page.
摘要翻译：在感测具有对应的一组感测模块的非易失性存储器单元的页面中，当识别出每个高电流单元时，它被锁定以进一步感测，而页面中的其他单元继续被感测。被锁定的感测模块处于锁定模式并变为非活动状态。当处于锁定模式时，来自感测模块的噪声源变得显着。通过将其位线耦合到邻近单元，噪声容易干扰相邻单元的感测。噪声也可以通过页面的公共源行耦合，以影响页面中单元格的持续感测的准确性。改进的感测模块和方法将噪声与锁定感测模块隔离，以影响在页面中感测存储器单元中仍然有效的其他感测模块。

10. 发明申请

US20100008148A1 Low Noise Sense Amplifier Array and Method for Nonvolatile Memory 有权
标题翻译：低噪声检测放大器阵列和非易失性存储器的方法
公开(公告)号：US20100008148A1
公开(公告)日：2010-01-14
申请号：US12563918
申请日：2009-09-21
申请人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee
发明人： Hao Thai Nguyen , Man Lung Mui , Seungpil Lee
IPC分类号： G11C16/26 , G11C7/00 , G11C16/06
CPC分类号： G11C7/02 , G11C7/065 , G11C7/08 , G11C7/12 , G11C11/5642 , G11C16/26
摘要： In sensing a page of nonvolatile memory cells with a corresponding group of sense modules in parallel, as each high current cell is identified, it is locked out from further sensing while others in the page continued to be sensed. The sense module involved in the locked out is then in a lockout mode and becomes inactive. A noise source from the sense module becomes significant when in the lockout mode. The noise is liable to interfere with the sensing of neighboring cells by coupling through its bit line to neighboring ones. The noise can also couple through the common source line of the page to affect the accuracy of ongoing sensing of the cells in the page. Improved sense modules and method isolate the noise from the lockout sense module from affecting the other sense modules still active in sensing memory cell in the page.
摘要翻译：在感测具有对应的一组感测模块的非易失性存储器单元的页面中，当识别出每个高电流单元时，它被锁定以进一步检测，而页面中的其他单元继续被感测。被锁定的感测模块处于锁定模式并变为非活动状态。当处于锁定模式时，来自感测模块的噪声源变得显着。通过将其位线耦合到邻近单元，噪声容易干扰相邻单元的感测。噪声也可以通过页面的公共源行耦合，以影响页面中单元格的持续感测的准确性。改进的感测模块和方法将噪声与锁定感测模块隔离，以影响在页面中感测存储器单元中仍然有效的其他感测模块。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式