专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080238390A1 Dynamically adjusted multi-phase regulator 有权
标题翻译：动态调节多相调节器
公开(公告)号：US20080238390A1
公开(公告)日：2008-10-02
申请号：US11731161
申请日：2007-03-30
申请人： Malay Trivedi , Erik A. McShane , James T. Doyle
发明人： Malay Trivedi , Erik A. McShane , James T. Doyle
IPC分类号： G05F1/10 , G05B11/01 , G05F1/00
CPC分类号： H02M3/1584
摘要： In some embodiments, a multi-phase converter with dynamic phase adjustment is provided.
摘要翻译：在一些实施例中，提供了具有动态相位调整的多相转换器。

2. 发明授权

US08618788B2 Dynamically adjusted multi-phase regulator 有权
标题翻译：动态调节多相调节器
公开(公告)号：US08618788B2
公开(公告)日：2013-12-31
申请号：US11731161
申请日：2007-03-30
申请人： Malay Trivedi , Erik A. McShane , James T. Doyle
发明人： Malay Trivedi , Erik A. McShane , James T. Doyle
IPC分类号： G05F1/00
CPC分类号： H02M3/1584
摘要： In some embodiments, a multi-phase converter with dynamic phase adjustment is provided. In some embodiments, a controller may include circuitry to control how many phase legs are active based on output current and also which phase legs are to be enabled.
摘要翻译：在一些实施例中，提供了具有动态相位调整的多相转换器。在一些实施例中，控制器可以包括用于基于输出电流以及哪些相位腿被启用来控制多少相位线是有效的电路。

3. 发明授权

US07952160B2 Packaged voltage regulator and inductor array 有权
标题翻译：封装电压调节器和电感器阵列
公开(公告)号：US07952160B2
公开(公告)日：2011-05-31
申请号：US11968115
申请日：2007-12-31
申请人： Nicholas D. Triantafillou , Malay Trivedi , Erik A. McShane , James T. Doyle , Mark J. Kachmarek
发明人： Nicholas D. Triantafillou , Malay Trivedi , Erik A. McShane , James T. Doyle , Mark J. Kachmarek
IPC分类号： H01L21/70
CPC分类号： H01L23/645 , H01F2017/0086 , H01L2224/16227 , H01L2224/16265 , H01L2924/0002 , H01L2924/19103 , H01L2924/19104 , H01L2924/3011 , H01L2924/00
摘要： Inductors packaged with a voltage regulator for an integrated circuit within the same package are deposited to a sufficient thickness to reduce resistance and improve the quality factor. Furthermore, the voltage regulator switches currents through the inductors at a relatively high frequency such that the overall size and inductances of the inductors may be reduced. As a consequence, integrating both the integrated circuits including a voltage regulator and associated inductor array in a single package is facilitated. Other embodiments are described and claimed.
摘要翻译：与同一封装内的集成电路的电压调节器封装的电感器被沉积到足够的厚度以降低电阻并提高品质因数。此外，电压调节器以相对高的频率切换电流通过电感器，使得可以减小电感器的总体尺寸和电感。因此，将包括电压调节器和相关联的电感器阵列的集成电路集成在单个封装中是便利的。描述和要求保护其他实施例。

4. 发明申请

US20080238655A1 Arrangements for integrated circuit power management 有权
标题翻译：集成电路电源管理的安排
公开(公告)号：US20080238655A1
公开(公告)日：2008-10-02
申请号：US11731438
申请日：2007-03-30
申请人： Erik A. McShane , Sihin Seyfou
发明人： Erik A. McShane , Sihin Seyfou
IPC分类号： G08B1/08
CPC分类号： G06F1/32
摘要： A configurable power control system is disclosed. The power control system can include a control module, an enable/disable module coupled to a power rail (i.e. an internal power line) to enable and disable power to the power rail. The system can also include a sequencer module coupled to the first and a second power rail to sequence power to the power rail(s). The system can also include a fault detect module to detect system parameters. Additionally, the system can include a memory module to store user input and can store detected faults to be utilized by the control module and other modules to control interrelationships between the enable module, the sequencer module, the fault detect module, power in, and power provided via the power rails.
摘要翻译：公开了一种可配置的功率控制系统。功率控制系统可以包括控制模块，耦合到电力轨（即，内部电力线）的启用/禁用模块，以启用和禁用对电力轨的电力。该系统还可以包括连接到第一和第二电力轨的序列发生器模块以将动力排列到电力轨道。该系统还可以包括检测系统参数的故障检测模块。此外，该系统可以包括存储模块以存储用户输入并且可以存储检测到的故障以由控制模块和其他模块利用来控制使能模块，定序器模块，故障检测模块，功率和功率之间的相互关系通过电源轨提供。

5. 发明授权

US06791341B2 Current derivative sensor 有权
标题翻译：电流导数传感器
公开(公告)号：US06791341B2
公开(公告)日：2004-09-14
申请号：US10217894
申请日：2002-08-12
申请人： Krishna Shenai , Erik A. McShane
发明人： Krishna Shenai , Erik A. McShane
IPC分类号： G01R2728
CPC分类号： G01R19/12 , G01R19/0092
摘要： A system and method for detecting, measuring, and reporting a time derivate of a current signal (di/dt). A sensing element detects current from a load. The sensing element includes an inductor. The inductor is located in series with the load and includes associated parasitic resistance. A differential potential develops across the inductor and the parasitic resistance. The differential potential is amplified and converted to a single-ended value. The single-ended value is then fed to an analog to digital converter that provides an output representative of di/dt.
摘要翻译：用于检测，测量和报告当前信号（di / dt）的时间导数的系统和方法。感测元件检测来自负载的电流。感测元件包括电感器。电感器与负载串联，并包括相关的寄生电阻。在电感器和寄生电阻之间产生差分电位。差分电位被放大并转换为单端值。然后将单端值馈送到模数转换器，该转换器提供代表di / dt的输出。

6. 发明授权

US06714049B2 Logic state transition sensor circuit 失效
标题翻译：逻辑状态转换传感器电路
公开(公告)号：US06714049B2
公开(公告)日：2004-03-30
申请号：US10217895
申请日：2002-08-12
申请人： Krishna Shenai , Erik A. McShane
发明人： Krishna Shenai , Erik A. McShane
IPC分类号： H03K190175
CPC分类号： G01R31/31721 , G01R31/3004 , H03K5/08 , H03K5/1534
摘要： A logic state transition sensor circuit. The logic state transition sensor circuit detects and records transitions in voltage corresponding to a transition of a digital logic state (high to low; low to high). The logic state transition sensor circuit may include a sensing circuit containing sensing and amplification elements and a recording circuit containing recording elements. When a logic state transition occurs at an input of the sensing circuit, a positive logic pulse may be generated. Propagation of the logic pulse to the recording circuit causes a charge to be transferred to an output stage capacitor. Repeated logic state transitions cause similar incremental increases in the charge of the output stage capacitor. Charge transfer is governed by ratios of capacitors internal to the recording circuit and hence may be insensitive to process variation. The output stage capacitor may output a voltage representative of a number of logic state transitions sensed.
摘要翻译：逻辑状态转换传感器电路。逻辑状态转换传感器电路检测并记录对应于数字逻辑状态（从高到低;从低到高）的转变的电压转换。逻辑状态转换传感器电路可以包括包含感测和放大元件的感测电路和包含记录元件的记录电路。当在感测电路的输入处发生逻辑状态转换时，可产生正逻辑脉冲。将逻辑脉冲传播到记录电路使得电荷被传送到输出级电容器。重复的逻辑状态转换导致输出级电容器的电荷的类似增量增加。电荷转移由记录电路内部的电容器的比例控制，因此可能对工艺变化不敏感。输出级电容器可以输出表示感测的逻辑状态转换的数量的电压。

7. 发明授权

US07844840B2 Arrangements for integrated circuit power management 有权
标题翻译：集成电路电源管理的安排
公开(公告)号：US07844840B2
公开(公告)日：2010-11-30
申请号：US11731438
申请日：2007-03-30
申请人： Erik A. McShane , Sihin Seyfou
发明人： Erik A. McShane , Sihin Seyfou
IPC分类号： G06F1/00 , G05F1/577 , G05F1/00
CPC分类号： G06F1/32
摘要： A configurable power control system is disclosed. The power control system can include a control module, an enable/disable module coupled to a power rail (i.e. an internal power line) to enable and disable power to the power rail. The system can also include a sequencer module coupled to the first and a second power rail to sequence power to the power rail(s). The system can also include a fault detect module to detect system parameters. Additionally, the system can include a memory module to store user input and can store detected faults to be utilized by the control module and other modules to control interrelationships between the enable module, the sequencer module, the fault detect module, power in, and power provided via the power rails.
摘要翻译：公开了一种可配置的功率控制系统。功率控制系统可以包括控制模块，耦合到电力轨（即，内部电力线）的启用/禁用模块，以启用和禁用对电力轨的电力。该系统还可以包括连接到第一和第二电力轨的序列发生器模块以将动力排列到电力轨道。该系统还可以包括检测系统参数的故障检测模块。此外，该系统可以包括存储模块以存储用户输入并且可以存储检测到的故障以由控制模块和其他模块利用来控制使能模块，定序器模块，故障检测模块，功率和功率之间的相互关系通过电源轨提供。

8. 发明授权

US06608503B2 Hybrid comparator and method 失效
公开(公告)号：US06608503B2
公开(公告)日：2003-08-19
申请号：US10217892
申请日：2002-08-12
申请人： Krishna Shenai , Erik A. McShane , Manigandan Radhakrishnan
发明人： Krishna Shenai , Erik A. McShane , Manigandan Radhakrishnan
IPC分类号： H03K522
CPC分类号： H03K5/249
摘要： A data comparator that operates on an input voltage signal and a reference voltage signal is disclosed. Internally, the comparator includes replicated circuitry to produce differential gain. Each set of replicated circuitry includes two gain stages for high amplification, high sampling rate, and for reducing kickback noise at the input voltage signal and the reference voltage signal. The comparator may further include self-biased CMOS inverters for cancellation of input offset error and a rail-to-rail regenerative output latch. The circuit can also include a comparator bias circuit that can improve the speed of the auto-zero operation.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式