会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Parallel processing computer
    • 并行处理电脑
    • US07650602B2
    • 2010-01-19
    • US10992675
    • 2004-11-22
    • Makoto AmamiyaSatoshi AmamiyaTakanori Matsuzaki
    • Makoto AmamiyaSatoshi AmamiyaTakanori Matsuzaki
    • G06F9/46
    • G06F9/3851G06F9/3004G06F9/30087G06F9/3012G06F9/30123G06F9/461G06F9/485G06F9/4881
    • There is provided a parallel processing computer for executing a plurality of threads concurrently and in parallel. The computer includes: a thread activation controller for determining whether or not each of threads, which are exclusively executable program fragments, is ready-to-run, to put the thread determined ready-to-run into a ready thread queue as ready-to-run thread; and a thread execution controller having a pre-load unit, an EU allocation and trigger unit, a plurality of thread execution units and a plurality of register files including a plurality of registers, and the pre-load unit, prior to when each ready-to-run thread in the ready thread queue is executed, allocates a free register file of the plurality of register files to the each ready-to-run thread, to load initial data for the each ready-to-run thread into the allocated register file, and the EU allocation and trigger unit, when there is a thread execution unit in idle state of the plurality of thread execution unit, retrieves ready-to-run thread from the top of the ready thread queue, and to allocate the retrieved ready-to-run thread to the thread execution unit in idle state, and to couple the register file loaded the initial data for the ready-to-run thread with the allocated thread execution unit in idle state, and to trigger the ready-to-run thread. The plurality of thread execution units execute the triggered threads concurrently in parallel.
    • 提供了并行处理计算机,并行并行地执行多个线程。 该计算机包括:线程激活控制器,用于确定每一个是唯一可执行程序片段的线程是否准备好运行,以便将所确定的线程准备好运行到准备好的线程队列中作为准备就绪 润滑线 以及具有预加载单元,EU分配和触发单元,多个线程执行单元和包括多个寄存器的多个寄存器文件以及预加载单元的线程执行控制器, 执行就绪线程队列中的运行线程,将多个寄存器文件的空闲寄存器文件分配给每个即将发送的线程,以将每个准备运行的线程的初始数据加载到分配的寄存器中 文件和EU分配和触发单元,当多个线程执行单元处于空闲状态的线程执行单元时,从准备线程队列的顶部检索准备运行的线程,并且分配所检索的准备 在线程执行单元处于空闲状态,并将寄存器文件耦合到备用线程的初始数据与处于空闲状态的分配的线程执行单元,并且触发即时运行线程, 运行线程。 多个线程执行单元并行执行触发的线程。
    • 2. 发明申请
    • Parallel processing computer
    • 并行处理电脑
    • US20050240930A1
    • 2005-10-27
    • US10992675
    • 2004-11-22
    • Makoto AmamiyaSatoshi AmamiyaTakanori Matsuzaki
    • Makoto AmamiyaSatoshi AmamiyaTakanori Matsuzaki
    • G06F12/08G06F9/30G06F9/38G06F9/46G06F9/48
    • G06F9/3851G06F9/3004G06F9/30087G06F9/3012G06F9/30123G06F9/461G06F9/485G06F9/4881
    • There is provided a parallel processing computer for executing a plurality of threads concurrently and in parallel. The computer includes: a thread activation controller for determining whether or not each of threads, which are exclusively executable program fragments, is ready-to-run, to put the thread determined ready-to-run into a ready thread queue as ready-to-run thread; and a thread execution controller having a pre-load unit, an EU allocation and trigger unit, a plurality of thread execution units and a plurality of register files including a plurality of registers, and the pre-load unit, prior to when each ready-to-run thread in the ready thread queue is executed, allocates a free register file of the plurality of register files to the each ready-to-run thread, to load initial data for the each ready-to-run thread into the allocated register file, and the EU allocation and trigger unit, when there is a thread execution unit in idle state of the plurality of thread execution unit, retrieves ready-to-run thread from the top of the ready thread queue, and to allocate the retrieved ready-to-run thread to the thread execution unit in idle state, and to couple the register file loaded the initial data for the ready-to-run thread with the allocated thread execution unit in idle state, and to trigger the ready-to-run thread. The plurality of thread execution units execute the triggered threads concurrently in parallel.
    • 提供了并行处理计算机,并行并行地执行多个线程。 该计算机包括:线程激活控制器,用于确定每一个是唯一可执行程序片段的线程是否准备好运行,以便将所确定的线程准备好运行到准备好的线程队列中, 润滑线 以及具有预加载单元,EU分配和触发单元,多个线程执行单元和包括多个寄存器的多个寄存器文件以及预加载单元的线程执行控制器, 执行就绪线程队列中的运行线程,将多个寄存器文件的空闲寄存器文件分配给每个即将发送的线程,以将每个准备运行的线程的初始数据加载到分配的寄存器中 文件和EU分配和触发单元,当多个线程执行单元处于空闲状态的线程执行单元时,从准备线程队列的顶部检索准备运行的线程,并且分配所检索的准备 在线程执行单元处于空闲状态,并将寄存器文件耦合到备用线程的初始数据与处于空闲状态的分配的线程执行单元,并且触发即时运行线程, 运行线程。 多个线程执行单元并行执行触发的线程。
    • 6. 发明授权
    • Organic electroluminescent element and method for manufacturing the same
    • 有机电致发光元件及其制造方法
    • US08628986B2
    • 2014-01-14
    • US12670563
    • 2008-07-24
    • Satoshi AmamiyaTeruyuki MatsueYoshinobu Ono
    • Satoshi AmamiyaTeruyuki MatsueYoshinobu Ono
    • H01L51/52
    • H01L27/3246H01L27/3283H01L51/0005H01L51/0012H01L51/50H01L51/5004H01L51/56H01L2251/5392
    • The present invention provides an organic electroluminescence (EL) element that suppresses leakage current flowing between an upper electrode and an under electrode through an organic layer. The organic EL element (51) is provided at a pixel region (R11) surrounded by a bank (3) on the substrate, and comprises: an organic layer (9) including at least one layer of the light-emitting layer (6); an upper electrode (7) and an under electrode (2) which hold the organic layer (9) therebetween; and a leakage current block layer (5) formed between the upper electrode (7) and the under electrode (2) at the boundary region (R12) between the pixel region (R11) and the bank region (R13), and formed between the upper electrode (7) and the under electrode (2) at the boundary region (R12) between the pixel region (R11) and the bank region (R13). The electric resistance of the leakage current block layer (5) in a thickness direction of the substrate is higher than the electric resistance of the organic layer (9) provided between the leakage current block layer (5) and the first electrode (2) in the thickness direction of the substrate.
    • 本发明提供一种有机电致发光(EL)元件,其通过有机层抑制在上电极和下电极之间流动的漏电流。 有机EL元件(51)设置在由衬底(3)围绕的像素区域(R11)上,包括:包含至少一层发光层(6)的有机层(9) ; 在其间保持有机层(9)的上电极(7)和下电极(2) 以及在像素区域(R11)和堤岸区域(R13)之间的边界区域(R12)处在上电极(7)和下电极(2)之间形成的漏电流阻挡层(5) 像素区域(R11)和堤岸区域(R13)之间的边界区域(R12)的上部电极(7)和下部电极(2)。 漏电流阻挡层(5)在基板的厚度方向上的电阻比设置在漏电流阻挡层(5)和第一电极(2)之间的有机层(9)的电阻高 基板的厚度方向。