专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08707315B2 Method and system for implementing realtime spinlocks 有权
标题翻译：实时自旋锁的方法和系统
公开(公告)号：US08707315B2
公开(公告)日：2014-04-22
申请号：US12183174
申请日：2008-07-31
申请人： Maarten Koning , Raymond Richardson
发明人： Maarten Koning , Raymond Richardson
IPC分类号： G06F9/46
CPC分类号： G06F9/52 , G06F9/5011 , G06F2209/503
摘要： A system and method for receiving a request from a requester for access to a computing resource, instructing the requester to wait for access to the resource when the resource is unavailable and allowing the requester to perform other tasks while waiting, determining whether the requester is available when the resource subsequently becomes available, and granting access to the resource by the requester if the requester is available.
摘要翻译：一种从请求者接收访问计算资源的请求的系统和方法，指示在资源不可用时请求者等待对资源的访问，并允许请求者在等待时执行其他任务，确定请求者是否可用当资源随后变得可用时，如果请求者可用，则由请求者授予对资源的访问。

2. 发明申请

US20070204271A1 Method and system for simulating a multi-CPU/multi-core CPU/multi-threaded CPU hardware platform 审中-公开
标题翻译：用于模拟多CPU /多核CPU /多线程CPU硬件平台的方法和系统
公开(公告)号：US20070204271A1
公开(公告)日：2007-08-30
申请号：US11365632
申请日：2006-02-28
申请人： Andrew Gaiarsa , Maarten Koning
发明人： Andrew Gaiarsa , Maarten Koning
IPC分类号： G06F9/46
CPC分类号： G06F9/544 , G06F9/45537
摘要： Described is a system and method for loading a target operating system into a host operating system, wherein the host processing space includes a memory pool, mapping the memory pool into a plurality of processes, scheduling tasks within one of the processes to create a multitasking environment, forking the plurality of processes, sharing the mapped memory pool and the loaded target operating system with the forked plurality of processes, thereby providing the plurality of processes with shared access to the memory pool and managing the scheduled tasks within the multitasking environment.
摘要翻译：描述了用于将目标操作系统加载到主机操作系统中的系统和方法，其中所述主机处理空间包括存储器池，将所述存储器池映射到多个进程中，调度所述进程之一内的任务以创建多任务环境，分派多个进程，使用分叉的多个进程来共享映射的内存池和加载的目标操作系统，由此向多个进程提供对该存储器池的共享访问并管理多任务环境内的计划任务。

3. 发明授权

US08266605B2 Method and system for optimizing performance based on cache analysis 失效
标题翻译：基于缓存分析优化性能的方法和系统
公开(公告)号：US08266605B2
公开(公告)日：2012-09-11
申请号：US11359706
申请日：2006-02-22
申请人： Roger Wiles , Maarten Koning
发明人： Roger Wiles , Maarten Koning
IPC分类号： G06F9/45
CPC分类号： G06F11/3457 , G06F8/4442 , G06F2201/885
摘要： Described is a method and system for optimizing a code layout for execution on a processor including internal and/or external cache memory. The method and system includes executing a program having a first layout, generating at least one memory access parameter for the program, the memory access parameter being based on a cache memory of a computing system on which the program is designed to run and constructing a second layout for the program as a function of the at least one memory access parameter.
摘要翻译：描述了一种用于优化用于在包括内部和/或外部高速缓冲存储器的处理器上执行的代码布局的方法和系统。所述方法和系统包括执行具有第一布局的程序，为程序生成至少一个存储器访问参数，所述存储器访问参数基于所述程序被设计为运行的计算系统的高速缓冲存储器，并且构建第二布局作为至少一个存储器访问参数的函数的程序的布局。

4. 发明申请

US20100332796A1 Method and System for a CPU-Local Storage Mechanism 审中-公开
标题翻译： CPU本地存储机制的方法和系统
公开(公告)号：US20100332796A1
公开(公告)日：2010-12-30
申请号：US12491534
申请日：2009-06-25
申请人： Andrew Gaiarsa , Maarten Koning
发明人： Andrew Gaiarsa , Maarten Koning
IPC分类号： G06F9/30 , G06F9/46 , G06F9/315
CPC分类号： G06F9/5016
摘要： Described herein are systems and methods for implementing a processor-local (e.g., a CPU-local) storage mechanism. An exemplary system includes a plurality of processors executing an operating system, the operating system including a processor local storage mechanism, wherein each processor accesses data unique to the processor based on the processor local storage mechanism. Each of the plurality of processors of the system may have controlled access to the resource and each of the processors is dedicated to one of a plurality of tasks of an application. The application including the plurality of tasks may be replicated using the processor local storage mechanism, wherein each of the tasks of the replicated application includes an affinity to one of the plurality of processors.
摘要翻译：这里描述了用于实现处理器本地（例如，CPU本地）存储机制的系统和方法。示例性系统包括执行操作系统的多个处理器，所述操作系统包括处理器本地存储机构，其中每个处理器基于处理器本地存储机制访问处理器唯一的数据。系统的多个处理器中的每一个可以具有对资源的受控访问，并且每个处理器专用于应用的多个任务之一。可以使用处理器本地存储机制来复制包括多个任务的应用，其中所述复制应用的每个任务包括对所述多个处理器之一的亲和力。

5. 发明授权

US06735666B1 Method of providing direct user task access to operating system data structures 失效
标题翻译：为操作系统数据结构提供直接用户任务访问的方法
公开(公告)号：US06735666B1
公开(公告)日：2004-05-11
申请号：US09510107
申请日：2000-02-22
申请人： Maarten Koning
发明人： Maarten Koning
IPC分类号： G06F1200
CPC分类号： G06F9/44521 , Y10S707/99939 , Y10S707/99953
摘要： A system page is implemented to provide direct access to operating system data structures by user tasks. Frequently accessed data structures are located in the system page, and may be linked against during linking. The system page memory locations are mapped into user tasks as read-only memory locations, allowing read-only memory accesses during run-time. The system page reduces execution overhead without sacrificing system security.
摘要翻译：实现系统页面以提供用户任务对操作系统数据结构的直接访问。经常访问的数据结构位于系统页面中，并且可以在链接期间链接。系统页面存储器位置以只读存储器位置映射到用户任务中，从而允许在运行时只读存储器访问。系统页面会降低执行开销，而不会牺牲系统安全性。

6. 发明授权

US09811385B2 Optimizing task management 有权
公开(公告)号：US09811385B2
公开(公告)日：2017-11-07
申请号：US12769080
申请日：2010-04-28
申请人： Maarten Koning , Stephen Li
发明人： Maarten Koning , Stephen Li
IPC分类号： G06F9/50 , G06F1/00 , G06F9/46 , G06F9/30 , G06F9/48 , G06F1/32
CPC分类号： G06F9/5061 , G06F1/3287 , G06F9/30189 , G06F9/4881 , G06F9/505 , G06F9/5094
摘要： An electronic device includes a processing component and a task manager. The processing component is configurable for one of a single-core processing mode and a multi-core processing mode. The task manager determines a number of tasks running on the electronic device. The processor is configured to switch between either the single-core processing mode or the multi-core processing mode as a function of the number of tasks.

7. 发明授权

US08612660B2 Interrupt latency measurement 有权
标题翻译：中断延迟测量
公开(公告)号：US08612660B2
公开(公告)日：2013-12-17
申请号：US13044137
申请日：2011-03-09
申请人： Maarten Koning , Tomas Evensen
发明人： Maarten Koning , Tomas Evensen
IPC分类号： G06F13/24 , G06F17/50 , G06F9/45
CPC分类号： G06F13/24
摘要： A system and method for setting a first indicator indicating that interrupts are virtually locked, receiving a first interrupt at a processor of a computing device, setting a second indicator indicating the receipt of the first interrupt and recording a first timestamp based on the receipt of the first interrupt. The system and method further adapted to virtually execute a routine for the first interrupt that includes determining if the second indicator is set, record a second timestamp based on the virtual execution of the routine and determine an interrupt latency based on the first and second timestamp.
摘要翻译：一种用于设置指示中断被虚拟锁定的第一指示符的系统和方法，在计算设备的处理器处接收到第一中断，设置指示第一中断的接收的第二指示符，并且基于接收到的第一时间戳第一次中断所述系统和方法还适用于虚拟地执行第一中断的例程，包括确定是否设置了第二指示符，基于该例程的虚拟执行记录第二时间戳，并基于第一和第二时间戳确定中断等待时间。

8. 发明授权

US08423740B2 System and method for fast boot from non-volatile memory 失效
标题翻译：从非易失性存储器快速启动的系统和方法
公开(公告)号：US08423740B2
公开(公告)日：2013-04-16
申请号：US13018728
申请日：2011-02-01
申请人： Maarten Koning
发明人： Maarten Koning
IPC分类号： G06F13/00
CPC分类号： G06F11/073 , G06F11/079 , G06F12/0638
摘要： Described herein are systems and methods for fast boot from non-volatile (“NV”) memory. The exemplary embodiments relate to systems and methods for significant improvements in performance speed with simple implementations. One embodiment relates to a non-transitory computer readable storage medium including a set of instructions executable by a processor, the set of instructions operable to identify a page fault, determine whether the page fault occurred due to a read from a NV memory, copy a page from the NV memory to a random-access memory (“RAM”) storage, and create an identity mapping for the page in the RAM storage. A further embodiment relates to a system comprising a NV memory, a random access memory, and a processor executing a set of instructions, wherein the set of instructions being operable to identify a page fault, determine whether a page fault occurred due to a read from the NV memory, copy a page from the NV memory to the RAM storage, and create an identity mapping for the page in the RAM storage.
摘要翻译：这里描述了用于从非易失性（NV）存储器快速引导的系统和方法。示例性实施例涉及用于通过简单实现来显着提高性能速度的系统和方法。一个实施例涉及一种非暂时性计算机可读存储介质，其包括可由处理器执行的一组指令，该组指令可操作以识别寻呼故障，确定由NV存储器的读取是否发生页错误，复制页面从NV存储器到随机存取存储器（RAM）存储器，并为RAM存储器中的页面创建身份映射。另一实施例涉及包括NV存储器，随机存取存储器和执行一组指令的处理器的系统，其中该组指令可操作以识别寻呼故障，确定是否由于从 NV存储器，将页面从NV存储器复制到RAM存储器，并为RAM存储器中的页面创建身份映射。

9. 发明申请

US20110191627A1 System And Method for Handling a Failover Event 审中-公开
标题翻译：处理故障转移事件的系统和方法
公开(公告)号：US20110191627A1
公开(公告)日：2011-08-04
申请号：US12696251
申请日：2010-01-29
申请人： Maarten Koning , Felix Burton , Matt Sherer
发明人： Maarten Koning , Felix Burton , Matt Sherer
IPC分类号： G06F11/20 , G06F11/00
CPC分类号： G06F11/00 , G06F11/20
摘要： A system comprising a memory storing a set of instructions executable by a processor. The instructions being operable to monitor progress of an application executing in a first operating system (OS) instance, the progress occurring on data stored within a shared memory area, detect a failover event in the application and copy, upon the detection of the failover event, the data from the shared memory area to a fail memory area of a second instance of the OS, the fail memory area being an area of memory mapped for receiving data from another instance of the OS only if the application executing on the another instance experiences a failover event.
摘要翻译：一种系统，包括存储可由处理器执行的一组指令的存储器。所述指令可操作以监视在第一操作系统（OS）实例中执行的应用程序的进展，所述进程发生在存储在共享存储区域内的数据上，在检测到故障转移事件时检测应用程序中的故障转移事件并复制，从共享存储器区域到OS的第二实例的故障存储器区域的数据，故障存储器区域是映射用于从另一个OS的实例接收数据的存储器区域，只有当在另一个实例上执行的应用程序经历故障转移事件。

10. 发明授权

US10534644B2 Method and system for a CPU-local storage mechanism 有权
公开(公告)号：US10534644B2
公开(公告)日：2020-01-14
申请号：US12491534
申请日：2009-06-25
申请人： Andrew Gaiarsa , Maarten Koning
发明人： Andrew Gaiarsa , Maarten Koning
IPC分类号： G06F9/50
摘要： Described herein are systems and methods for implementing a processor-local (e.g., a CPU-local) storage mechanism. An exemplary system includes a plurality of processors executing an operating system, the operating system including a processor local storage mechanism, wherein each processor accesses data unique to the processor based on the processor local storage mechanism. Each of the plurality of processors of the system may have controlled access to the resource and each of the processors is dedicated to one of a plurality of tasks of an application. The application including the plurality of tasks may be replicated using the processor local storage mechanism, wherein each of the tasks of the replicated application includes an affinity to one of the plurality of processors.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式