专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20200295772A1 SIGNAL PROCESSING SYSTEM USING ANALOG-TO-DIGITAL CONVERTER WITH DIGITAL-TO-ANALOG CONVERTER CIRCUITS OPERATING IN DIFFERENT VOLTAGE DOMAINS AND EMPLOYING MISMATCH ERROR SHAPING TECHNIQUE AND ASSOCIATED SIGNAL PROCESSING METHOD 审中-公开
公开(公告)号：US20200295772A1
公开(公告)日：2020-09-17
申请号：US16809581
申请日：2020-03-05
申请人： MEDIATEK INC.
发明人： Wei-Hsiang Huang , Yun-Shiang Shu , Su-Hao Wu
IPC分类号： H03M1/06 , A61B5/00 , A61B5/04
摘要： A signal processing system includes an analog-to-digital converter (ADC) that is used to convert a first analog value into a first digital value and convert a second analog value into a second digital value. The ADC includes a first digital-to-analog converter (DAC) circuit and a second DAC circuit operating in different voltage domains. A first bit segment and a second bit segment of each digital value are determined via the first DAC circuit and the second DAC circuit, respectively. An analog injection value is injected to the second analog value, the analog injection value is converted from a digital injection value formed by a subset of bits of the second bit segment of the first digital value, and the second bit segment of the second digital value is derived from injecting the digital injection value to a digital value determined by the second DAC circuit.

2. 发明授权

US08988265B2 Comparison circuits 有权
标题翻译：比较电路
公开(公告)号：US08988265B2
公开(公告)日：2015-03-24
申请号：US13941598
申请日：2013-07-15
申请人： MediaTek Inc.
发明人： Yun-Shiang Shu
IPC分类号： H03M1/12 , H03M1/50 , H03M1/20 , H03M1/00 , H03M1/36
CPC分类号： H03M1/50 , H03M1/00 , H03M1/12 , H03M1/206 , H03M1/365 , H03M2201/4233
摘要： A comparison circuit is provided and includes first and second comparators and a first time-to-digital comparator. The first comparator with a first offset voltage receives an input signal and generates a first comparison signal and a first inverse comparison signal. The second comparator receives the input signal and generates a second comparison signal and a second inverse comparison signal. The first offset voltage is larger than the second offset voltage. The first time-to-digital comparator receives the first comparison signal and the second inverse comparison signal and generates first and second determination signals according to the first comparison signal and the second inverse comparison signal. The first and second determination signals indicate whether a voltage of the input signal is larger than a first middle voltage. The first middle voltage is equal to a half of the sum of the first offset voltage and the second offset voltage.
摘要翻译：提供比较电路并包括第一和第二比较器和第一时间 - 数字比较器。具有第一偏移电压的第一比较器接收输入信号并产生第一比较信号和第一反比较信号。第二比较器接收输入信号并产生第二比较信号和第二反比较信号。第一偏移电压大于第二偏移电压。第一时间数字比较器接收第一比较信号和第二反比较信号，并根据第一比较信号和第二反比较信号产生第一和第二确定信号。第一和第二确定信号指示输入信号的电压是否大于第一中间电压。第一中间电压等于第一偏移电压和第二偏移电压之和的一半。

3. 发明授权

US11265010B2 Incremental analog-to-digital converter 有权
公开(公告)号：US11265010B2
公开(公告)日：2022-03-01
申请号：US16837417
申请日：2020-04-01
申请人： MEDIATEK INC.
发明人： Yun-Shiang Shu , Su-Hao Wu , Hung-Yi Hsieh , Albert Yen-Chih Chiou
IPC分类号： H03M3/00
摘要： An incremental analog-to-digital converter (ADC) with high accuracy. The incremental ADC has a delta-sigma modulator, performing delta-sigma modulation on an analog input signal to output a quantized signal, and a digital filter, receiving the quantized signal to generate a digital representation of the analog input signal. A loop filter of the delta-sigma modulator has a preset circuit. In the preset circuit, the output terminal of the loop filter is preset rather than being reset during the reset phase of the incremental ADC.

4. 发明授权

US09831885B2 System for conversion between analog domain and digital domain with mismatch error shaping 有权
公开(公告)号：US09831885B2
公开(公告)日：2017-11-28
申请号：US15497240
申请日：2017-04-26
申请人： MEDIATEK Inc.
发明人： Yun-Shiang Shu
IPC分类号： H03M1/66 , H03M1/06 , H03M1/00
CPC分类号： H03M1/066 , H03M1/001 , H03M1/0673 , H03M1/145 , H03M1/68 , H03M3/338 , H03M3/344
摘要： The invention provides a system for conversion between analog domain and digital domain with mismatch error shaping, including a DAC, a first injection circuit coupled to the DAC, and a second injection circuit coupled to the DAC. The DAC generates a first analog value in response to a first digital value, and generates a second analog value in response to a second digital value. The first injection circuit enables an analog injection value to be injected to the second analog value when the DAC generates the second analog value, wherein the analog injection value is converted from a digital injection value formed by a subset of bits of the first digital value. The second injection circuit injects the digital injection value to the second digital value, or combines the digital injection value and a related value obtained according to the second analog value.

5. 发明授权

US09077320B2 Method and apparatus for performing offset adjustment upon dynamic comparator 有权
标题翻译：用于在动态比较器上执行偏移调整的方法和装置
公开(公告)号：US09077320B2
公开(公告)日：2015-07-07
申请号：US14028557
申请日：2013-09-17
申请人： MEDIATEK INC.
发明人： Yun-Shiang Shu
IPC分类号： H03K5/22 , H03K5/153 , H03K5/003 , H03K5/24 , H03M1/36
CPC分类号： H03K5/003 , H03K5/2481 , H03M1/361
摘要： An offset adjustment circuit of a dynamic comparator has a detection unit and a control unit. The detection unit detects whether a comparator offset possessed by the dynamic comparator is deviated from a target offset setting, and accordingly generates a detection result. The control unit adjusts a voltage setting of at least one input received by the dynamic comparator when the detection result indicates that the comparator offset is deviated from the target offset setting.
摘要翻译：动态比较器的偏移调整电路具有检测单元和控制单元。检测单元检测动态比较器拥有的比较器偏移是否偏离目标偏移设置，并且因此产生检测结果。当检测结果指示比较器偏移偏离目标偏移设置时，控制单元调整由动态比较器接收的至少一个输入的电压设置。

6. 发明申请

US20140077860A1 METHOD AND APPARATUS FOR PERFORMING OFFSET ADJUSTMENT UPON DYNAMIC COMPARATOR 有权
标题翻译：用于在动态比较器上执行偏移调整的方法和装置
公开(公告)号：US20140077860A1
公开(公告)日：2014-03-20
申请号：US14028557
申请日：2013-09-17
申请人： MEDIATEK INC.
发明人： Yun-Shiang Shu
IPC分类号： H03K5/003
CPC分类号： H03K5/003 , H03K5/2481 , H03M1/361
摘要： An offset adjustment circuit of a dynamic comparator has a detection unit and a control unit. The detection unit detects whether a comparator offset possessed by the dynamic comparator is deviated from a target offset setting, and accordingly generates a detection result. The control unit adjusts a voltage setting of at least one input received by the dynamic comparator when the detection result indicates that the comparator offset is deviated from the target offset setting.
摘要翻译：动态比较器的偏移调整电路具有检测单元和控制单元。检测单元检测动态比较器拥有的比较器偏移是否偏离目标偏移设置，并且因此产生检测结果。当检测结果指示比较器偏移偏离目标偏移设置时，控制单元调整由动态比较器接收的至少一个输入的电压设置。

7. 发明申请

US20140070969A1 DELTA-SIGMA ANALOG-TO-DIGITAL CONVERTER WITH ERROR SUPPRESSION 有权
标题翻译：具有错误抑制的DELTA-SIGMA模拟数字转换器
公开(公告)号：US20140070969A1
公开(公告)日：2014-03-13
申请号：US14016246
申请日：2013-09-03
申请人： MEDIATEK INC.
发明人： Yun-Shiang Shu
IPC分类号： H03M3/00
CPC分类号： H03M3/322 , H03M3/388 , H03M3/458
摘要： A delta-sigma analog-to-digital converter (ΔΣ ADC) has a delta-sigma modulator, a decimation filter and an error suppression circuit. The delta-sigma modulator receives an analog input, and converts the analog input into a first digital output. The decimation filter is coupled to the delta-sigma modulator, and generates a second digital output according to the first digital output. The error suppression circuit is coupled to the decimation filter, and receives an error input and injects an error output into the second digital output according to the error input.
摘要翻译： Δ-Σ模数转换器（DeltaSigma ADC）具有Δ-Σ调制器，抽取滤波器和误差抑制电路。 Δ-Σ调制器接收模拟输入，并将模拟输入转换为第一数字输出。抽取滤波器耦合到Δ-Σ调制器，并根据第一数字输出产生第二数字输出。误差抑制电路耦合到抽取滤波器，并接收错误输入，并根据误差输入将错误输出注入第二数字输出。

8. 发明授权

US10205466B2 Electronic device with flexible processing of compressive sensing samples 有权
公开(公告)号：US10205466B2
公开(公告)日：2019-02-12
申请号：US15830000
申请日：2017-12-04
申请人： MEDIATEK INC.
发明人： Qiang Zhou , Hua Wang , Yun-Shiang Shu , Bao-Chi Peng
IPC分类号： H03M7/34 , H03M7/30 , A61B5/00
摘要： An electronic device has a transmit circuit and a processing circuit. The processing circuit outputs a first portion of compressive sensing (CS) samples corresponding to a signal segment to another electronic device via the transmit circuit, and selectively outputs a second portion of the CS samples corresponding to the signal segment to another electronic device via the transmit circuit according to a response of another electronic device. In this way, a balance between the compression ratio and the reconstruction quality/speed can be achieved. Moreover, the signal reconstruction performed at the processing circuit may employ a multi-resolution/multi-scale reconstruction scheme to achieve a balance between the dictionary size and the reconstruction quality/speed, and/or may employ a multi-stage reconstruction scheme to achieve a balance between the reconstruction algorithm control setting and the reconstruction quality/speed. In addition, dictionary weighting, online dictionary update, and/or point constraints may be used to improve the reconstruction quality.

9. 发明授权

US09787316B2 System for conversion between analog domain and digital domain with mismatch error shaping 有权
公开(公告)号：US09787316B2
公开(公告)日：2017-10-10
申请号：US15246580
申请日：2016-08-25
申请人： MEDIATEK Inc.
发明人： Yun-Shiang Shu
IPC分类号： H03M1/66 , H03M1/06 , H03M3/00 , H03M1/14 , H03M1/68
CPC分类号： H03M1/066 , H03M1/001 , H03M1/0673 , H03M1/145 , H03M1/68 , H03M3/338 , H03M3/344
摘要： The invention provides a system for conversion between analog domain and digital domain with mismatch error shaping, including a DAC, a first injection circuit coupled to the DAC, and a second injection circuit coupled to the DAC. The DAC generates a first analog value in response to a first digital value, and generates a second analog value in response to a second digital value. The first injection circuit enables an analog injection value to be injected to the second analog value when the DAC generates the second analog value, wherein the analog injection value is converted from a digital injection value formed by a subset of bits of the first digital value. The second injection circuit injects the digital injection value to the second digital value, or combines the digital injection value and a related value obtained according to the second analog value.

10. 发明申请

US20170230056A1 SYSTEM FOR CONVERSION BETWEEN ANALOG DOMAIN AND DIGITAL DOMAIN WITH MISMATCH ERROR SHAPING 有权
公开(公告)号：US20170230056A1
公开(公告)日：2017-08-10
申请号：US15497240
申请日：2017-04-26
申请人： MEDIATEK Inc.
发明人： Yun-Shiang Shu
IPC分类号： H03M1/06 , H03M1/00
CPC分类号： H03M1/066 , H03M1/001 , H03M1/0673 , H03M1/145 , H03M1/68 , H03M3/338 , H03M3/344
摘要： The invention provides a system for conversion between analog domain and digital domain with mismatch error shaping, including a DAC, a first injection circuit coupled to the DAC, and a second injection circuit coupled to the DAC. The DAC generates a first analog value in response to a first digital value, and generates a second analog value in response to a second digital value. The first injection circuit enables an analog injection value to be injected to the second analog value when the DAC generates the second analog value, wherein the analog injection value is converted from a digital injection value formed by a subset of bits of the first digital value. The second injection circuit injects the digital injection value to the second digital value, or combines the digital injection value and a related value obtained according to the second analog value.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式