专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07702757B2 Method, apparatus and program storage device for providing control to a networked storage architecture 有权
标题翻译：用于向网络存储架构提供控制的方法，装置和程序存储装置
公开(公告)号：US07702757B2
公开(公告)日：2010-04-20
申请号：US10819695
申请日：2004-04-07
申请人： Lyle Bergman , Dave Ebsen , Randal S. Rysavy , Timothy W. Swatosh , Jeffrey L. Williams
发明人： Lyle Bergman , Dave Ebsen , Randal S. Rysavy , Timothy W. Swatosh , Jeffrey L. Williams
IPC分类号： G06F15/177
CPC分类号： G06F17/30067
摘要： A method, apparatus and program storage device for providing control to a networked storage architecture is disclosed. A networked storage device is provided. Controllers are coupled to the at least one networked storage device for controlling input/output operations of the networked storage device. The networked storage device includes a file system for storing data provided by a first of the controllers for retrieval by the other controllers.
摘要翻译：公开了一种用于向网络存储架构提供控制的方法，装置和程序存储装置。提供网络存储设备。控制器耦合到至少一个网络存储设备，用于控制网络存储设备的输入/输出操作。网络存储装置包括用于存储由第一控制器提供的数据的文件系统，用于由其他控制器检索。

2. 发明申请

US20110072162A1 Serial Line Protocol for Embedded Devices 有权
标题翻译：嵌入式设备串行线路协议
公开(公告)号：US20110072162A1
公开(公告)日：2011-03-24
申请号：US12873548
申请日：2010-09-01
申请人： Randal S. Rysavy
发明人： Randal S. Rysavy
IPC分类号： G06F3/00 , G06F13/24 , G06F13/14
CPC分类号： G06F3/00 , G06F12/0246 , G06F12/1027 , G06F13/14 , G06F13/24 , G06F2212/7201 , G06F2212/7203 , G06F2213/0028
摘要： Described embodiments provide a transceiver for transferring data between a media controller and a host device through a communication link. The transceiver includes a first interrupt generator configured to i) generate a first interrupt when a command is received from the host device and ii) provide the received command to a receive buffer. A command processing module i) retrieves the received command from the receive buffer, ii) processes the received command, and iii) provides data request data in response to the received command to a transmit buffer. A datagram generator is configured to provide datagram data to the transmit buffer and a second interrupt generator is configured to generate a second interrupt when data in the transmit buffer is ready for transmission. The transmit buffer interleaves i) the data request data in response to the received command and ii) the datagram data, when provided to the communication link.
摘要翻译：描述的实施例提供了一种用于通过通信链路在媒体控制器和主机设备之间传送数据的收发器。所述收发器包括第一中断发生器，其被配置为i）当从所述主机设备接收到命令时产生第一中断，以及ii）将接收到的命令提供给接收缓冲器。命令处理模块i）从接收缓冲器检索接收到的命令，ii）处理所接收的命令，以及iii）响应于所接收的命令向发送缓冲器提供数据请求数据。数据报生成器被配置为向发送缓冲器提供数据报数据，并且第二中断发生器被配置为当发送缓冲器中的数据准备好传输时产生第二中断。发送缓冲器根据接收到的命令交织数据请求数据，ii）数据报数据，当提供给通信链路时。

3. 发明授权

US08504737B2 Serial line protocol for embedded devices 有权
标题翻译：串行线路协议嵌入式设备
公开(公告)号：US08504737B2
公开(公告)日：2013-08-06
申请号：US12873548
申请日：2010-09-01
申请人： Randal S. Rysavy
发明人： Randal S. Rysavy
IPC分类号： G06F3/00 , G06F13/00 , G06F13/42
CPC分类号： G06F3/00 , G06F12/0246 , G06F12/1027 , G06F13/14 , G06F13/24 , G06F2212/7201 , G06F2212/7203 , G06F2213/0028
摘要： Described embodiments provide a transceiver for transferring data between a media controller and a host device through a communication link. The transceiver includes a first interrupt generator configured to i) generate a first interrupt when a command is received from the host device and ii) provide the received command to a receive buffer. A command processing module i) retrieves the received command from the receive buffer, ii) processes the received command, and iii) provides data request data in response to the received command to a transmit buffer. A datagram generator is configured to provide datagram data to the transmit buffer and a second interrupt generator is configured to generate a second interrupt when data in the transmit buffer is ready for transmission. The transmit buffer interleaves i) the data request data in response to the received command and ii) the datagram data, when provided to the communication link.
摘要翻译：描述的实施例提供了一种用于通过通信链路在媒体控制器和主机设备之间传送数据的收发器。所述收发器包括第一中断发生器，其被配置为i）当从所述主机设备接收到命令时产生第一中断，以及ii）将接收到的命令提供给接收缓冲器。命令处理模块i）从接收缓冲器检索接收到的命令，ii）处理所接收的命令，以及iii）响应于所接收的命令向发送缓冲器提供数据请求数据。数据报生成器被配置为向发送缓冲器提供数据报数据，并且第二中断发生器被配置为当发送缓冲器中的数据准备好传输时产生第二中断。发送缓冲器根据接收到的命令交织数据请求数据，ii）数据报数据，当提供给通信链路时。

4. 发明授权

US08762789B2 Processing diagnostic requests for direct block access storage devices 有权
标题翻译：处理直接访问存储设备的诊断请求
公开(公告)号：US08762789B2
公开(公告)日：2014-06-24
申请号：US12873512
申请日：2010-09-01
申请人： Timothy Lund , Carl Forhan , Randal S. Rysavy , Timothy Swatosh
发明人： Timothy Lund , Carl Forhan , Randal S. Rysavy , Timothy Swatosh
IPC分类号： G06F11/00
CPC分类号： G06F3/00 , G06F12/0246 , G06F12/1027 , G06F13/14 , G06F13/24 , G06F2212/7201 , G06F2212/7203 , G06F2213/0028
摘要： Described embodiments provide a media controller for processing a diagnostic request received from a diagnostic source. The received diagnostic request is parsed by a corresponding request handling module of the media controller, where each diagnostic source type has a corresponding request handling module. If the received diagnostic request requires allocation of buffer space, a common diagnostic handling module of the media controller allocates buffer space in a buffer for the received diagnostic request. The common diagnostic handling module is common for all diagnostic source types. The common diagnostic handling module provides the received diagnostic request to a corresponding one of a plurality of end diagnostic handling modules. The end diagnostic handling module performs the diagnostic tasks. If the received diagnostic request requires a transfer of data to the diagnostic source, the common diagnostic handling module performs the data transfer between the media controller and the diagnostic source.
摘要翻译：描述的实施例提供了一种用于处理从诊断源接收的诊断请求的媒体控制器。所接收的诊断请求由媒体控制器的相应请求处理模块解析，其中每个诊断源类型具有相应的请求处理模块。如果接收到的诊断请求需要分配缓冲区空间，则媒体控制器的公共诊断处理模块在接收的诊断请求的缓冲器中分配缓冲区空间。常见的诊断处理模块对于所有诊断源类型是常见的。常见的诊断处理模块将接收的诊断请求提供给多个终端诊断处理模块中的对应的一个。结束诊断处理模块执行诊断任务。如果接收到的诊断请求需要将数据传输到诊断源，则通用诊断处理模块执行介质控制器和诊断源之间的数据传输。

5. 发明申请

US20110072209A1 Processing Diagnostic Requests for Direct Block Access Storage Devices 有权
标题翻译：处理直接访问存储设备的诊断请求
公开(公告)号：US20110072209A1
公开(公告)日：2011-03-24
申请号：US12873512
申请日：2010-09-01
申请人： Timothy Lund , Carl Forhan , Randal S. Rysavy , Timothy Swatosh
发明人： Timothy Lund , Carl Forhan , Randal S. Rysavy , Timothy Swatosh
IPC分类号： G06F12/00 , G06F12/02 , G11C29/12 , G06F11/273
CPC分类号： G06F3/00 , G06F12/0246 , G06F12/1027 , G06F13/14 , G06F13/24 , G06F2212/7201 , G06F2212/7203 , G06F2213/0028
摘要： Described embodiments provide a media controller for processing a diagnostic request received from a diagnostic source. The received diagnostic request is parsed by a corresponding request handling module of the media controller, where each diagnostic source type has a corresponding request handling module. If the received diagnostic request requires allocation of buffer space, a common diagnostic handling module of the media controller allocates buffer space in a buffer for the received diagnostic request. The common diagnostic handling module is common for all diagnostic source types. The common diagnostic handling module provides the received diagnostic request to a corresponding one of a plurality of end diagnostic handling modules. The end diagnostic handling module performs the diagnostic tasks. If the received diagnostic request requires a transfer of data to the diagnostic source, the common diagnostic handling module performs the data transfer between the media controller and the diagnostic source.
摘要翻译：描述的实施例提供了一种用于处理从诊断源接收的诊断请求的媒体控制器。所接收的诊断请求由媒体控制器的相应请求处理模块解析，其中每个诊断源类型具有相应的请求处理模块。如果接收到的诊断请求需要分配缓冲区空间，则媒体控制器的公共诊断处理模块在接收的诊断请求的缓冲器中分配缓冲区空间。常见的诊断处理模块对于所有诊断源类型是常见的。常见的诊断处理模块将接收的诊断请求提供给多个终端诊断处理模块中的对应的一个。结束诊断处理模块执行诊断任务。如果接收到的诊断请求需要将数据传输到诊断源，则通用诊断处理模块执行介质控制器和诊断源之间的数据传输。

6. 发明申请

US20100287320A1 Interprocessor Communication Architecture 审中-公开
标题翻译：处理器间通信架构
公开(公告)号：US20100287320A1
公开(公告)日：2010-11-11
申请号：US12436227
申请日：2009-05-06
申请人： Carlos Querol , James N. Snead , Michael S. Hicken , Randal S. Rysavy , Carl E. Forhan
发明人： Carlos Querol , James N. Snead , Michael S. Hicken , Randal S. Rysavy , Carl E. Forhan
IPC分类号： G06F9/46 , G06F13/24 , G06F15/76 , G06F9/06
CPC分类号： G06F9/544
摘要： Described embodiments provide interprocessor communication between at least two processors of an integrated circuit, each processor running at least one task. For each processor, a proxy task is generated corresponding to each task running on each other processor. A task identifier for each task, and a look-up table having each task identifier associated with each other processor running the task is also generated. When a message is sent from a source task to a destination task that is running on a different processor than the source task, the source task communicates with the proxy task of the destination task. The proxy task appends the task identifier for the destination task to the message and sends the message to an interprocessor communication interface. Based on the task identifier, the processor running the destination task is determined and the destination task retrieves the message.
摘要翻译：所描述的实施例提供集成电路的至少两个处理器之间的处理器间通信，每个处理器运行至少一个任务。对于每个处理器，生成对应于在每个其他处理器上运行的每个任务的代理任务。还产生每个任务的任务标识符以及具有与运行任务的每个其他处理器相关联的每个任务标识符的查找表。当从源任务发送消息到与源任务不同的处理器上运行的目标任务时，源任务与目标任务的代理任务进行通信。代理任务将目标任务的任务标识符附加到消息中，并将消息发送到处理器间通信接口。基于任务标识符，确定运行目标任务的处理器，并且目的地任务检索该消息。

7. 发明授权

US07380113B2 Method for updating memory resident firmware as a background operation 有权
标题翻译：将内存驻留固件更新为后台操作的方法
公开(公告)号：US07380113B2
公开(公告)日：2008-05-27
申请号：US10430607
申请日：2003-05-05
申请人： David S. Ebsen , Todd R. Burkey , Steven M. Howe , Randal S. Rysavy
发明人： David S. Ebsen , Todd R. Burkey , Steven M. Howe , Randal S. Rysavy
IPC分类号： G06F9/24
CPC分类号： G06F8/656 , G06F9/4401
摘要： A method of upgrading firmware during background operation in a storage area network (SAN) including at least one storage controller having programmable memory and RAM, where the at least one storage controller for controls data access between at least one host server and at least one storage device. The method includes temporarily suspending data access commands from the at least one host server, upgrading firmware stored in programmable memory, and copying a current version of firmware in a first memory address of RAM to a second memory address in the RAM. The current version of firmware in the first memory address in RAM is overwritten with the upgraded version of firmware. The controller is reinitialized, and data access commands from the at least one host server to the at least one storage device are provided by the at least one storage controller.
摘要翻译：一种在包括具有可编程存储器和RAM的至少一个存储控制器的存储区域网络（SAN）中的后台操作期间升级固件的方法，其中所述至少一个存储控制器用于控制至少一个主机服务器和至少一个存储器设备。该方法包括临时挂起来自至少一个主机服务器的数据访问命令，升级存储在可编程存储器中的固件，以及将RAM的第一存储器地址中的固件的当前版本复制到RAM中的第二存储器地址。升级版本的固件会覆盖RAM中第一个内存地址中的当前固件版本。控制器被重新初始化，并且至少一个主机服务器到至少一个存储设备的数据访问命令由至少一个存储控制器提供。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式