专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08219040B2 Transmitter bandwidth optimization circuit 有权
标题翻译：发射机带宽优化电路
公开(公告)号：US08219040B2
公开(公告)日：2012-07-10
申请号：US11769128
申请日：2007-06-27
申请人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
发明人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
IPC分类号： H04B1/02
CPC分类号： H04L25/0286 , H04L25/0272
摘要： A method is provided for operating a transmitter integrated in a microelectronic element. In a calibration phase, a plurality of operational parameters are stored for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. Upon detecting an operating condition such as a temperature or power supply voltage level, the corresponding stored operational parameter is applied to the transmitter to control the frequency response.
摘要翻译：提供了一种用于操作集成在微电子元件中的发射器的方法。在校准阶段中，存储多个操作参数，用于在多个对应的操作条件中的每一个下控制发射机的频率响应。在检测到诸如温度或电源电压电平的操作条件时，将相应的存储的操作参数应用于发射机以控制频率响应。

2. 发明申请

US20090129485A1 Structure for transmitter bandwidth optimization circuit 有权
标题翻译：发射机带宽优化电路的结构
公开(公告)号：US20090129485A1
公开(公告)日：2009-05-21
申请号：US11985963
申请日：2007-11-19
申请人： Louis L. Hsu , Hayden C. Cranford, JR. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
发明人： Louis L. Hsu , Hayden C. Cranford, JR. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
IPC分类号： H04B3/00 , H04L27/00
CPC分类号： H04L25/0286 , H04L25/03343
摘要： A design structure embodied in a machine-readable medium used in a design process provides a transmitter having a frequency response controllable in accordance with an operational parameter, and may include a storage operable to store operational parameters for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. A sensor can be used to detect an operating condition. In response to a change in the detected operating condition, a stored operational parameter corresponding to the detected operating condition can be used to control the frequency response of the transmitter.
摘要翻译：体现在设计过程中使用的机器可读介质中的设计结构提供具有根据操作参数可控的频率响应的发射机，并且可以包括可操作地存储用于控制每个发射机的频率响应的操作参数的存储器的多个相应的操作条件。可以使用传感器来检测操作状态。响应于检测到的操作条件的变化，可以使用与检测到的操作条件对应的存储的操作参数来控制发送器的频率响应。

3. 发明授权

US08219041B2 Design structure for transmitter bandwidth optimization circuit 有权
标题翻译：发射机带宽优化电路的设计结构
公开(公告)号：US08219041B2
公开(公告)日：2012-07-10
申请号：US11985963
申请日：2007-11-19
申请人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
发明人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
IPC分类号： H04B1/02
CPC分类号： H04L25/0286 , H04L25/03343
摘要： A design structure embodied in a machine-readable medium used in a design process provides a transmitter having a frequency response controllable in accordance with an operational parameter, and may include a storage operable to store operational parameters for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. A sensor can be used to detect an operating condition. In response to a change in the detected operating condition, a stored operational parameter corresponding to the detected operating condition can be used to control the frequency response of the transmitter.
摘要翻译：体现在设计过程中使用的机器可读介质中的设计结构提供具有根据操作参数可控的频率响应的发射机，并且可以包括可操作地存储用于控制每个发射机的频率响应的操作参数的存储器的多个相应的操作条件。可以使用传感器来检测操作状态。响应于检测到的操作条件的变化，可以使用与检测到的操作条件对应的存储的操作参数来控制发送器的频率响应。

4. 发明申请

US20090004978A1 TRANSMITTER BANDWIDTH OPTIMIZATION CIRCUIT 有权
标题翻译：发射机带宽优化电路
公开(公告)号：US20090004978A1
公开(公告)日：2009-01-01
申请号：US11769128
申请日：2007-06-27
申请人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
发明人： Louis L. Hsu , Hayden C. Cranford, Jr. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
IPC分类号： H04B1/04 , G08B21/00 , H04L27/00 , H04B1/02
CPC分类号： H04L25/0286 , H04L25/0272
摘要： A method is provided for operating a transmitter integrated in a microelectronic element. In a calibration phase, a plurality of operational parameters are stored for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. Upon detecting an operating condition such as a temperature or power supply voltage level, the corresponding stored operational parameter is applied to the transmitter to control the frequency response.
摘要翻译：提供了一种用于操作集成在微电子元件中的发射器的方法。在校准阶段中，存储多个操作参数，用于在多个对应的操作条件中的每一个下控制发射机的频率响应。在检测到诸如温度或电源电压电平的操作条件时，将相应的存储的操作参数应用于发射机以控制频率响应。

5. 发明授权

US07873922B2 Structure for robust cable connectivity test receiver for high-speed data receiver 有权
标题翻译：用于高速数据接收机的坚固电缆连接测试接收机的结构
公开(公告)号：US07873922B2
公开(公告)日：2011-01-18
申请号：US11985956
申请日：2007-11-19
申请人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
IPC分类号： G06F17/50
CPC分类号： G06F11/24
摘要： A design structure embodied in a machine-readable medium used in a design process may include a system for detecting a fault in a signal transmission path. Such system may include, for example, a hysteresis comparator including a latch having n-type field effect transistor (“NFET”) storage elements. The hysteresis comparator may be operable to detect a crossing of a reference voltage level by an input signal arriving from the signal transmission path such that when the comparator does not detect an expected crossing of the reference voltage level by the input signal, the fault is determined to be detected in the signal transmission path.
摘要翻译：在设计过程中使用的机器可读介质中体现的设计结构可以包括用于检测信号传输路径中的故障的系统。这种系统可以包括例如包括具有n型场效应晶体管（“NFET”）存储元件的锁存器的滞后比较器。滞后比较器可以用于检测参考电压电平与从信号传输路径到达的输入信号的交叉，使得当比较器没有检测到参考电压电平与输入信号的预期交叉时，确定故障以在信号传输路径中被检测。

6. 发明授权

US07855563B2 Robust cable connectivity test receiver for high-speed data receiver 有权
标题翻译：用于高速数据接收器的强大的电缆连接测试接收器
公开(公告)号：US07855563B2
公开(公告)日：2010-12-21
申请号：US11766268
申请日：2007-06-21
申请人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
IPC分类号： G01R31/00 , H04B3/46
CPC分类号： G01R31/041 , G01R31/026
摘要： A system is provided for detecting a fault in a signal transmission path. In one embodiment, the system can include a variable amplitude signal attenuator which is operable to modify an input signal by variably attenuating a signal voltage swing of the input signal. Desirably, the input signal is attenuated only when transitioning from a high signal voltage level towards a low signal voltage level d variably, such that a larger high-to-low signal voltage swing is attenuated more than a smaller high-to-low signal voltage swing. Desirably, a comparator, which may apply hysteresis to the output signals, may detect a crossing of a reference voltage level by the modified input signal. In this way, when the comparator does not detect an expected crossing of the reference voltage level by the modified input signal, a determination can be made that a fault exists in the signal transmission path.
摘要翻译：提供了一种用于检测信号传输路径中的故障的系统。在一个实施例中，系统可以包括可变幅度信号衰减器，其可操作以通过可变地衰减输入信号的信号电压摆幅来修改输入信号。期望地，只有当从高信号电压电平转换到低信号电压电平d时，输入信号才被衰减，使得较高的高电平到低的信号电压摆幅比较小的高到低信号电压衰减摇摆。期望地，可能对输出信号施加迟滞的比较器可以检测参考电压电平与修改的输入信号的交叉。以这种方式，当比较器没有检测到通过修改的输入信号的参考电压电平的预期交叉时，可以确定在信号传输路径中存在故障。

7. 发明申请

US20080316930A1 Robust Cable Connectivity Test Receiver For High-Speed Data Receiver 有权
标题翻译：用于高速数据接收器的坚固的电缆连接测试接收器
公开(公告)号：US20080316930A1
公开(公告)日：2008-12-25
申请号：US11766268
申请日：2007-06-21
申请人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
IPC分类号： G01R31/08
CPC分类号： G01R31/041 , G01R31/026
摘要： A system is provided for detecting a fault in a signal transmission path. In one embodiment, the system can include a variable amplitude signal attenuator which is operable to modify an input signal by variably attenuating a signal voltage swing of the input signal. Desirably, the input signal is attenuated only when transitioning from a high signal voltage level towards a low signal voltage level d variably, such that a larger high-to-low signal voltage swing is attenuated more than a smaller high-to-low signal voltage swing. Desirably, a comparator, which may apply hysteresis to the output signals, may detect a crossing of a reference voltage level by the modified input signal. In this way, when the comparator does not detect an expected crossing of the reference voltage level by the modified input signal, a determination can be made that a fault exists in the signal transmission path.
摘要翻译：提供了一种用于检测信号传输路径中的故障的系统。在一个实施例中，系统可以包括可变幅度信号衰减器，其可操作以通过可变地衰减输入信号的信号电压摆幅来修改输入信号。期望地，只有当从高信号电压电平转换到低信号电压电平d时，输入信号才被衰减，使得较高的高电平到低的信号电压摆幅比较小的高到低的信号电压衰减摇摆。期望地，可能对输出信号施加迟滞的比较器可以检测参考电压电平与修改的输入信号的交叉。以这种方式，当比较器没有检测到通过修改的输入信号的参考电压电平的预期交叉时，可以确定在信号传输路径中存在故障。

8. 发明申请

US20090128161A1 Structure for robust cable connectivity test receiver for high-speed data receiver 有权
标题翻译：用于高速数据接收机的坚固电缆连接测试接收机的结构
公开(公告)号：US20090128161A1
公开(公告)日：2009-05-21
申请号：US11985956
申请日：2007-11-19
申请人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
发明人： Huihao Xu , Louis L. Hsu , Kevin G. Kramer , James D. Rockrohr , Michael A. Sorna
IPC分类号： H04B3/46
CPC分类号： G06F11/24
摘要： A design structure embodied in a machine-readable medium used in a design process may include a system for detecting a fault in a signal transmission path. Such system may include, for example, a hysteresis comparator including a latch having n-type field effect transistor (“NFET”) storage elements. The hysteresis comparator may be operable to detect a crossing of a reference voltage level by an input signal arriving from the signal transmission path such that when the comparator does not detect an expected crossing of the reference voltage level by the input signal, the fault is determined to be detected in the signal transmission path.
摘要翻译：在设计过程中使用的机器可读介质中体现的设计结构可以包括用于检测信号传输路径中的故障的系统。这种系统可以包括例如包括具有n型场效应晶体管（“NFET”）存储元件的锁存器的滞后比较器。滞后比较器可以用于检测参考电压电平与从信号传输路径到达的输入信号的交叉，使得当比较器没有检测到参考电压电平与输入信号的预期交叉时，确定故障以在信号传输路径中被检测。

9. 发明申请

US20090132985A1 Design structure for on-chip electromigration monitoring system 有权
标题翻译：片上电迁移监控系统的设计结构
公开(公告)号：US20090132985A1
公开(公告)日：2009-05-21
申请号：US11985966
申请日：2007-11-19
申请人： Louis L. Hsu , Hayden C. Cranford, JR. , Oleg Gluschenkov , James S. Mason , Michael A. Sorna , Chih-Chao Yang
发明人： Louis L. Hsu , Hayden C. Cranford, JR. , Oleg Gluschenkov , James S. Mason , Michael A. Sorna , Chih-Chao Yang
IPC分类号： G06F17/50
CPC分类号： G06F17/5036 , G01R31/2858
摘要： A design structure embodied in a machine readable medium used in a design process can include apparatus of a semiconductor chip operable to detect an increase in resistance of a monitored element of the semiconductor chip. The design structure can include, for example, a resistive voltage divider circuit operable to output a plurality of reference voltages having different values. A plurality of comparators in the semiconductor chip may be coupled to receive the reference voltages and a monitored voltage representative of a resistance of the monitored element. Each of the comparators may produce an output indicating whether the monitored voltage exceeds the reference voltages, so that the resistance value of the monitored element may be precisely determined.
摘要翻译：体现在设计过程中使用的机器可读介质中的设计结构可以包括半导体芯片的装置，其可操作以检测半导体芯片的被监测元件的电阻的增加。该设计结构可以包括例如可操作以输出具有不同值的多个参考电压的电阻分压器电路。可以将半导体芯片中的多个比较器耦合以接收参考电压和表示所监视元件的电阻的监视电压。每个比较器可以产生指示监视的电压是否超过参考电压的输出，使得可以精确地确定被监视元件的电阻值。

10. 发明授权

US07394273B2 On-chip electromigration monitoring system 有权
标题翻译：片上电迁移监控系统
公开(公告)号：US07394273B2
公开(公告)日：2008-07-01
申请号：US11306985
申请日：2006-01-18
申请人： Louis L. Hsu , Hayden C. Cranford, Jr. , Oleg Gluschenkov , James S. Mason , Michael A. Sorna , Chih-Chao Yang
发明人： Louis L. Hsu , Hayden C. Cranford, Jr. , Oleg Gluschenkov , James S. Mason , Michael A. Sorna , Chih-Chao Yang
IPC分类号： G01R31/02
CPC分类号： G01R31/2858 , G01R31/2884 , G01R31/318533
摘要： A packaged semiconductor chip is provided which includes a semiconductor chip and a package element. The semiconductor chip includes a plurality of semiconductor devices and a plurality of conductive features disposed at an exterior face of the semiconductor chip. The package element has a plurality of external features conductively connected to the plurality of conductive features of the semiconductor chip. The semiconductor chip includes a monitored element including a conductive interconnect that conductively interconnects a first node of the semiconductor chip to a second node of the semiconductor chip. A detection circuit in the semiconductor chip is operable to compare a variable voltage drop across the monitored element with a reference voltage drop across a reference element on the chip at a plurality of different times during a lifetime of the packaged semiconductor chip so as to detect when the resistance of the monitored element is over threshold.
摘要翻译：提供一种封装的半导体芯片，其包括半导体芯片和封装元件。半导体芯片包括多个半导体器件和设置在半导体芯片的外表面处的多个导电特征。封装元件具有导电连接到半导体芯片的多个导电特征的多个外部特征。半导体芯片包括被监视的元件，该元件包括将半导体芯片的第一节点与半导体芯片的第二节点导电互连的导电互连。半导体芯片中的检测电路可操作以在封装的半导体芯片的寿命期间的多个不同时间将所监视的元件上的可变电压降与芯片上的参考元件上的参考电压降进行比较，以便检测何时被监测元件的电阻超过阈值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式