会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Compatible vertical double diffused metal oxide semiconductor transistor and lateral double diffused metal oxide semiconductor transistor and manufacture method thereof
    • 兼容的垂直双扩散金属氧化物半导体晶体管和横向双扩散金属氧化物半导体晶体管及其制造方法
    • US08530961B2
    • 2013-09-10
    • US13384002
    • 2010-10-26
    • Linchun GuiLe WangZhiyong ZhaoLili He
    • Linchun GuiLe WangZhiyong ZhaoLili He
    • H01L29/66H01L21/336
    • H01L29/66712H01L21/823418H01L21/823487H01L21/8249H01L27/088H01L29/0847H01L29/42368H01L29/66659H01L29/7809H01L29/7835
    • A method for manufacturing compatible vertical double diffused metal oxide semiconductor (VDMOS) transistor and lateral double diffused metal oxide semiconductor (LDMOS) transistor includes: providing a substrate having an LDMOS transistor region and a VDMOS transistor region; forming an N-buried region in the substrate; forming an epitaxial layer on the N-buried layer region; forming isolation regions in the LDMOS transistor region and the VDMOS transistor region; forming a drift region in the LDMOS transistor region; forming gates in the LDMOS transistor region and the VDMOS transistor region; forming PBODY regions in the LDMOS transistor region and the VDMOS transistor region; forming an N-type GRADE region in the LDMOS transistor region; forming an NSINK region in the VDMOS transistor region, where the NSINK region is in contact with the N-buried layer region; forming sources and drains in the LDMOS transistor region and the VDMOS transistor region; and forming a P+ region in the LDMOS transistor region, where the P+ region is in contact with the source.
    • 制造兼容的垂直双扩散金属氧化物半导体(VDMOS)晶体管和横向双扩散金属氧化物半导体(LDMOS)晶体管的方法包括:提供具有LDMOS晶体管区域和VDMOS晶体管区域的衬底; 在所述衬底中形成N掩埋区域; 在N掩埋层区域上形成外延层; 在LDMOS晶体管区域和VDMOS晶体管区域中形成隔离区域; 在LDMOS晶体管区域中形成漂移区; 在LDMOS晶体管区域和VDMOS晶体管区域中形成栅极; 在LDMOS晶体管区域和VDMOS晶体管区域中形成PBODY区域; 在LDMOS晶体管区域中形成N型GRADE区域; 在所述VDMOS晶体管区域中形成NSINK区域,其中所述NSINK区域与所述N埋层区域接触; 在LDMOS晶体管区域和VDMOS晶体管区域中形成源极和漏极; 以及在LDMOS晶体管区域中形成P +区域,其中P +区域与源极接触。
    • 5. 发明授权
    • Method for manufacturing double-gate structures
    • 双门结构的制造方法
    • US08895398B2
    • 2014-11-25
    • US13807307
    • 2011-11-03
    • Le Wang
    • Le Wang
    • H01L21/336H01L29/66H01L21/8234H01L21/285
    • H01L29/66484H01L21/28518H01L21/823443H01L21/823468
    • A method is provided for manufacturing a double-gate structure. The method includes providing a substrate and forming a first gate region on a surface of the substrate using a first gate layer. The method also includes forming a second gate layer on the surface of the substrate, wherein the second gate layer covers the first gate region, forming an etch-stop layer on the second gate layer, and forming a silicide layer on the etch-stop layer. The method also includes forming a second gate region, different from the first gate region, containing the second gate layer and the silicide layer without the etch-stop layer. Further, the etch-stop layer is arranged between the second gate layer and the silicide layer to facilitate even etching of the second gate layer around the first gate region.
    • 提供了一种用于制造双栅结构的方法。 该方法包括提供衬底并使用第一栅极层在衬底的表面上形成第一栅极区域。 该方法还包括在衬底的表面上形成第二栅极层,其中第二栅极层覆盖第一栅极区,在第二栅极层上形成蚀刻停止层,并在蚀刻停止层上形成硅化物层 。 该方法还包括形成不含蚀刻停止层的不含第一栅极区的第二栅极区,其包含第二栅极层和硅化物层。 此外,蚀刻停止层被布置在第二栅极层和硅化物层之间,以便于围绕第一栅极区域均匀蚀刻第二栅极层。
    • 9. 发明申请
    • METHOD FOR FABRICATING TRENCH DMOS TRANSISTOR
    • 用于制造TRENCH DMOS晶体管的方法
    • US20120178230A1
    • 2012-07-12
    • US13394679
    • 2010-09-26
    • Le Wang
    • Le Wang
    • H01L21/336
    • H01L29/7813H01L29/42372H01L29/456H01L29/4933H01L29/665H01L29/66719H01L29/66734
    • A method for fabricating trench DMOS transistor includes: forming an oxide layer and a barrier layer with photolithography layout sequentially on a semiconductor substrate; etching the oxide layer and the semiconductor substrate with the barrier layer as a mask to form a trench; forming a gate oxide layer on the inner wall of the trench; forming a polysilicon layer on the barrier layer, filling up the trench; etching back the polysilicon layer with the barrier layer mask to remove the polysilicon layer on the barrier layer to form a trench gate; removing the barrier layer and the oxide layer; implanting ions into the semiconductor substrate on both sides of the trench gate to form a diffusion layer; coating a photoresist layer on the diffusion layer and defining a source/drain layout thereon; implanting ions into the diffusion layer based on the source/drain layout with the photoresist layer mask to form the source/drain; forming sidewalls on both the sides of the trench gate after removing the photoresist layer; and forming a metal silicide layer on the diffusion layer and the trench gate. Effective result of the present invention is achieved with lower cost and improved efficiency of fabrication.
    • 制造沟槽DMOS晶体管的方法包括:在半导体衬底上依次形成具有光刻布局的氧化物层和阻挡层; 用阻挡层蚀刻氧化物层和半导体衬底作为掩模以形成沟槽; 在沟槽的内壁上形成栅极氧化层; 在阻挡层上形成多晶硅层,填充沟槽; 用阻挡层掩模蚀刻多晶硅层以去除阻挡层上的多晶硅层以形成沟槽栅极; 去除阻挡层和氧化物层; 在沟槽栅极的两侧将离子注入到半导体衬底中以形成扩散层; 在所述扩散层上涂覆光致抗蚀剂层并在其上限定源极/漏极布局; 基于具有光致抗蚀剂层掩模的源极/漏极布局将离子注入到扩散层中以形成源极/漏极; 在去除光致抗蚀剂层之后在沟槽栅极的两侧形成侧壁; 以及在扩散层和沟槽栅上形成金属硅化物层。 本发明的有效结果是以更低的成本和更高的制造效率实现的。