专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09083507B2 Data processing device, data processing method, and program 有权
标题翻译：数据处理装置，数据处理方法和程序
公开(公告)号：US09083507B2
公开(公告)日：2015-07-14
申请号：US14006392
申请日：2012-02-20
申请人： Kyoji Shibutani , Toru Akishita , Takanori Isobe , Taizo Shirai , Harunaga Hiwatari , Atsushi Mitsuda
发明人： Kyoji Shibutani , Toru Akishita , Takanori Isobe , Taizo Shirai , Harunaga Hiwatari , Atsushi Mitsuda
IPC分类号： H04L29/06 , H04L9/06
CPC分类号： H04L9/0625 , G09C1/00 , H04L9/0631
摘要： A miniaturized non-linear conversion unit is achieved. Included is an encryption processing part configured to divide and input configuration bits of data to be processed into a plurality of lines, and to repeatedly execute a data conversion processing applying a round function as to the data in each line, wherein the encryption processing part includes an F function executing unit configured to input one line of data configuring the plurality of lines, and to generate conversion data, wherein the F function executing unit includes a non-linear conversion processing unit configured to execute a non-linear conversion processing, and wherein the non-linear conversion processing unit includes a repeating structure of a non-linear calculation unit made up from either one NAND or NOR, and either one XOR or XNOR calculation unit, and a bit replacement unit. The miniaturized non-linear conversion unit is achieved by this repeating configuration.
摘要翻译：实现了小型化的非线性转换单元。包括：加密处理部，被配置为将要处理的数据的配置位分割并输入到多条线中，并且重复执行对每条线中的数据应用循环函数的数据转换处理，其中所述加密处理部分包括 F功能执行单元，被配置为输入构成所述多行的一行数据，并生成转换数据，其中所述F函数执行单元包括非线性转换处理单元，被配置为执行非线性转换处理，并且其中非线性转换处理单元包括由一个NAND或NOR或者一个XOR或XNOR计算单元构成的非线性计算单元和位替换单元的重复结构。小型化的非线性转换单元通过该重复配置来实现。

2. 发明授权

US08666069B2 Cryptographic processing apparatus and cryptographic processing method, and computer program 有权
标题翻译：加密处理装置和加密处理方法以及计算机程序
公开(公告)号：US08666069B2
公开(公告)日：2014-03-04
申请号：US13605470
申请日：2012-09-06
申请人： Taizo Shirai , Kyoji Shibutani
发明人： Taizo Shirai , Kyoji Shibutani
IPC分类号： H04K1/00 , H04K1/04 , H04L9/32
CPC分类号： H04L9/06 , H04L9/002 , H04L9/0625 , H04L2209/122
摘要： There is provided a highly secure cryptographic processing apparatus and method where an analysis difficulty is increased. In a Feistel type common key block encrypting process in which an SPN type F function having a nonlinear conversion section and a linear conversion section is repeatedly executed a plurality of rounds. The linear conversion process of an F function corresponding to each of the plurality of rounds is performed as a linear conversion process which employs an MDS (Maximum Distance Separable) matrix, and a linear conversion process is carried out which employs a different MDS matrix at least at each of consecutive odd number rounds and consecutive even number rounds. This structure makes it possible to increase the minimum number (a robustness index against a differential attack in common key block encryption) of the active S box in the entire encrypting function.
摘要翻译：提供了一种高度安全的加密处理装置和方法，其中分析难度增加。在其中具有非线性转换部分和线性转换部分的SPN型F函数被重复执行多次的Feistel型公共密钥块加密处理中。执行与多个轮次中的每一个对应的F函数的线性转换处理作为采用MDS（最大距离可分离）矩阵的线性转换处理，并且执行线性转换处理，其至少采用不同的MDS矩阵在连续的奇数轮和连续偶数轮中的每一个。该结构使得可以增加整个加密功能中的活动S盒的最小数量（针对公共密钥块加密中的差分攻击的鲁棒性指数）。

3. 发明授权

US08577023B2 Encryption processing method, apparatus, and computer program utilizing different types of S-boxes 有权
标题翻译：使用不同类型的S盒的加密处理方法，装置和计算机程序
公开(公告)号：US08577023B2
公开(公告)日：2013-11-05
申请号：US12439464
申请日：2007-08-29
申请人： Taizo Shirai , Kyoji Shibutani , Toru Akishita , Shiho Moriai
发明人： Taizo Shirai , Kyoji Shibutani , Toru Akishita , Shiho Moriai
IPC分类号： H04L9/28
CPC分类号： H04L9/0625 , G09C1/00 , H04L9/002 , H04L9/0631 , H04L2209/122 , H04L2209/125
摘要： A common-key blockcipher processing configuration with enhanced immunity against attacks such as saturation attacks and algebraic attacks (XSL attacks) is realized. In an encryption processing apparatus that performs common-key blockcipher processing, S-boxes serving as non-linear transformation processing parts set in round-function executing parts are configured using at least two different types of S-boxes. With this configuration, the immunity against saturation attacks can be enhanced. Also, types of S-boxes present a mixture of different types. With this configuration, the immunity against algebraic attacks (XSL attacks) can be enhanced, thereby realizing a highly secure encryption processing apparatus.
摘要翻译：实现了具有针对诸如饱和攻击和代数攻击（XSL攻击）等攻击的增强免疫性的通用密钥块密码处理配置。在执行共同密钥块密码处理的加密处理装置中，使用至少两种不同类型的S盒来配置用作在循环功能执行部分中设置的非线性变换处理部分的S盒。通过这种配置，可以提高对饱和攻击的抗扰度。而且，S盒的类型是不同类型的混合物。利用这种配置，可以增强对代数攻击（XSL攻击）的抗扰度，从而实现高度安全的加密处理装置。

4. 发明授权

US08290148B2 Encryption processing apparatus, encryption processing method, and computer program 失效
标题翻译：加密处理装置，加密处理方法和计算机程序
公开(公告)号：US08290148B2
公开(公告)日：2012-10-16
申请号：US11846853
申请日：2007-08-29
申请人： Toru Akishita , Taizo Shirai , Kyoji Shibutani , Shiho Moriai
发明人： Toru Akishita , Taizo Shirai , Kyoji Shibutani , Shiho Moriai
IPC分类号： G06F21/00
CPC分类号： H04L9/002 , H04L9/0625 , H04L9/0631 , H04L2209/122 , H04L2209/24
摘要： An encryption processing apparatus for performing common-key blockcipher processing, the encryption processing apparatus includes an encryption processing part that performs data transformation in which a round function is iterated for a plurality of rounds; and a key scheduling part that generates round keys used to execute the round function. The key scheduling part is configured to repeatedly apply an xs times multiplication over an extension field GF(2m), generated by an m-th order irreducible polynomial f(x) defined over GF(2), to an m-bit intermediate key generated by transformation of a secret key to generate a plurality of different round intermediate keys serving as data for generating a plurality of different round keys.
摘要翻译：一种用于执行公共密钥块密码处理的加密处理装置，所述加密处理装置包括对多个轮次进行循环函数重复的数据变换的加密处理部; 以及生成用于执行回合函数的循环密钥的密钥调度部分。密钥调度部分被配置为在由GF（2）上定义的m阶不可约多项式f（x）生成的扩展字段GF（2m）上重复地应用xs乘法乘法到生成的m位中间密钥通过转换秘密密钥来生成用作用于生成多个不同循环密钥的数据的多个不同的中间中间密钥。

5. 发明授权

US08073140B2 Encryption/decryption device, encryption/decryption method, and computer program 失效
标题翻译：加密/解密设备，加密/解密方法和计算机程序
公开(公告)号：US08073140B2
公开(公告)日：2011-12-06
申请号：US12160895
申请日：2007-01-04
申请人： Taizo Shirai , Kyoji Shibutani
发明人： Taizo Shirai , Kyoji Shibutani
IPC分类号： H04L9/00
CPC分类号： H04L9/002 , H04L9/0625 , H04L2209/122
摘要： It is possible to realize a Feistel-type common key block encryption/decryption processing configuration capable of reducing data stored in a memory at a low cost. The Feistel-type common key block encryption/decryption processing repeatedly executes an SP-type F function having nonlinear and linear transform sections by several rounds. At least one of the nonlinear and linear transform processes executed in the F function in each round is executed as a transform process identical with a transform process applied to an encryption/decryption algorithm other than a Feistel-type common key block encryption/decryption algorithm and/or another hash function such as AES and Whirlpool. With this configuration, it is possible to reduce the design cost and the amount of data stored in a memory.
摘要翻译：可以实现能够以低成本减少存储在存储器中的数据的Feistel型通用密钥块加密/解密处理配置。 Feistel型公共密钥块加密/解密处理重复执行具有非线性和线性变换部分的SP型F函数几轮。执行在每一轮中的F函数中执行的非线性和线性变换处理中的至少一个作为与应用于除了Feistel型公共密钥块加密/解密算法之外的加密/解密算法的变换处理相同的变换处理， /或另一个散列函数，如AES和Whirlpool。利用这种配置，可以降低存储在存储器中的设计成本和数据量。

6. 发明授权

US08031866B2 Cryptographic processing apparatus and cryptographic processing method, and computer program 有权
标题翻译：加密处理装置和加密处理方法以及计算机程序
公开(公告)号：US08031866B2
公开(公告)日：2011-10-04
申请号：US12232352
申请日：2008-09-16
申请人： Taizo Shirai , Kyoji Shibutani
发明人： Taizo Shirai , Kyoji Shibutani
IPC分类号： H04K1/00 , H04L9/32
CPC分类号： H04L9/06 , H04L9/002 , H04L9/0625 , H04L2209/122
摘要： There is provided a highly secure cryptographic processing apparatus and method where an analysis difficulty is increased. In a Feistel type common key block encrypting process in which an SPN type F function having a nonlinear conversion section and a linear conversion section is repeatedly executed a plurality of rounds. The linear conversion process of an F function corresponding to each of the plurality of rounds is performed as a linear conversion process which employs an MDS (Maximum Distance Separable) matrix, and a linear conversion process is carried out which employs a different MDS matrix at least at each of consecutive odd number rounds and consecutive even number rounds. This structure makes it possible to increase the minimum number (a robustness index against a differential attack in common key block encryption) of the active S box in the entire encrypting function.
摘要翻译：提供了一种高度安全的加密处理装置和方法，其中分析难度增加。在其中具有非线性转换部分和线性转换部分的SPN型F函数被重复执行多次的Feistel型公共密钥块加密处理中。执行与多个轮次中的每一个对应的F函数的线性转换处理作为采用MDS（最大距离可分离）矩阵的线性转换处理，并且执行线性转换处理，其至少采用不同的MDS矩阵在连续的奇数轮和连续偶数轮中的每一个。该结构使得可以增加整个加密功能中的活动S盒的最小数量（针对公共密钥块加密中的差分攻击的鲁棒性指数）。

7. 发明申请

US20100091991A1 CRYPTOGRAPHIC PROCESSING APPARATUS AND CRYPTOGRAPHIC PROCESSING METHOD, AND COMPUTER PROGRAM 有权
标题翻译：图形处理设备和图形处理方法以及计算机程序
公开(公告)号：US20100091991A1
公开(公告)日：2010-04-15
申请号：US12439250
申请日：2007-08-29
申请人： Kyoji Shibutani , Taizo Shirai , Toru Akishita , Shiho Moriai
发明人： Kyoji Shibutani , Taizo Shirai , Toru Akishita , Shiho Moriai
IPC分类号： H04L9/18
CPC分类号： H04L9/002 , G09C1/00 , H04L9/0625 , H04L2209/122 , H04L2209/125
摘要： A configuration that efficiently executes cryptographic processing to which a plurality of different F-functions are applied is provided. In a configuration that executes cryptographic processing by performing round operations to which different F-functions are selectively applied, a plurality of F-function correspondence tables, each corresponding to one of the F-functions, in which input values and output values or intermediate values are associated with each other are stored in a memory; in accordance with a prescribed cryptographic processing sequence, addresses corresponding to F-functions for the respective rounds are applied to read F-function correspondence tables from the memory; and output values or intermediate values for input values are acquired on the basis of reference to the tables to obtain data transformation results in accordance with the respective F-functions.
摘要翻译：提供了有效地执行应用了多个不同的F功能的加密处理的配置。在通过执行选择性地应用了不同的F功能的循环操作来执行加密处理的配置中，分别对应于F功能之一的多个F函数对应表，其中输入值和输出值或中间值相互关联存储在存储器中; 根据规定的密码处理顺序，对应于各轮的F函数的地址被应用于从存储器读取F函数对应表; 并且基于参考表获取输入值的输出值或中间值，以根据各自的F函数获得数据变换结果。

8. 发明申请

US20080056490A1 Encryption Processing Apparatus, Encryption Processing Method, and Computer Program 失效
标题翻译：加密处理装置，加密处理方法和计算机程序
公开(公告)号：US20080056490A1
公开(公告)日：2008-03-06
申请号：US11846853
申请日：2007-08-29
申请人： Toru Akishita , Taizo Shirai , Kyoji Shibutani , Shiho Moriai
发明人： Toru Akishita , Taizo Shirai , Kyoji Shibutani , Shiho Moriai
IPC分类号： H04L9/28
CPC分类号： H04L9/002 , H04L9/0625 , H04L9/0631 , H04L2209/122 , H04L2209/24
摘要： An encryption processing apparatus for performing common-key blockcipher processing, the encryption processing apparatus includes an encryption processing part that performs data transformation in which a round function is iterated for a plurality of rounds; and a key scheduling part that generates round keys used to execute the round function. The key scheduling part is configured to repeatedly apply an xs times multiplication over an extension field GF( 2m), generated by an m-th order irreducible polynomial f(x) defined over GF(2), to an m-bit intermediate key generated by transformation of a secret key to generate a plurality of different round intermediate keys serving as data for generating a plurality of different round keys.
摘要翻译：一种用于执行公共密钥块密码处理的加密处理装置，所述加密处理装置包括对多个轮次进行循环函数重复的数据变换的加密处理部; 以及生成用于执行回合函数的循环密钥的密钥调度部分。密钥调度部分被配置为在由m阶不可约多项式f（x）生成的扩展字段GF（2）上重复地应用乘法乘法x ）定义为通过转换密钥生成的m位中间密钥，以生成用作产生多个不同轮次密钥的数据的多个不同的中间密钥。

9. 发明授权

US09418245B2 Encryption processing device, encryption processing method, and program 有权
标题翻译：加密处理装置，加密处理方法和程序
公开(公告)号：US09418245B2
公开(公告)日：2016-08-16
申请号：US14002379
申请日：2012-02-20
申请人： Kyoji Shibutani , Toru Akishita , Takanori Isobe , Taizo Shirai , Harunaga Hiwatari , Atsushi Mitsuda
发明人： Kyoji Shibutani , Toru Akishita , Takanori Isobe , Taizo Shirai , Harunaga Hiwatari , Atsushi Mitsuda
IPC分类号： G06F21/72 , H04L9/06 , G09C1/00
CPC分类号： G06F21/72 , G09C1/00 , H04L9/0625 , H04L9/0631 , H04L2209/122
摘要： Included is an encryption processing unit configured to divide and input configuration bits of data to be data processed into a plurality of lines, and to repeatedly execute data conversion processing of data for each line. The encryption processing unit includes an F function execution unit to input data from one line configuring the plurality of lines and generate converted data, an XOR calculation unit to execute an XOR calculation with other lines of data corresponding to the output from the F function, an intermediate data storage register to store intermediate data during the process of generating converted data in the F function execution unit, and an inverse calculation executing unit to calculate input data regarding the F function execution unit on the basis of the data stored in the intermediate storage register.
摘要翻译：包括：加密处理单元，被配置为将要处理的数据的数据的配置位分割并输入到多行中，并重复执行每行的数据的数据转换处理。加密处理单元包括F功能执行单元，用于从构成多行的一行输入数据并生成转换数据; XOR计算单元，用于对与F函数的输出相对应的其他数据行执行异或运算，中间数据存储寄存器，用于在F函数执行单元中生成转换数据的处理过程中存储中间数据;以及逆计算执行单元，用于基于存储在中间存储寄存器中的数据来计算关于F函数执行单元的输入数据。

10. 发明授权

US08396210B2 Cryptographic processing apparatus and cryptographic processing method, and computer program 有权
标题翻译：加密处理装置和加密处理方法以及计算机程序
公开(公告)号：US08396210B2
公开(公告)日：2013-03-12
申请号：US12439250
申请日：2007-08-29
申请人： Kyoji Shibutani , Taizo Shirai , Toru Akishita , Shiho Moriai
发明人： Kyoji Shibutani , Taizo Shirai , Toru Akishita , Shiho Moriai
IPC分类号： H04L29/06
CPC分类号： H04L9/002 , G09C1/00 , H04L9/0625 , H04L2209/122 , H04L2209/125
摘要： A configuration that efficiently executes cryptographic processing to which a plurality of different F-functions are applied is provided. In a configuration that executes cryptographic processing by performing round operations to which different F-functions are selectively applied, a plurality of F-function correspondence tables, each corresponding to one of the F-functions, in which input values and output values or intermediate values are associated with each other are stored in a memory; in accordance with a prescribed cryptographic processing sequence, addresses corresponding to F-functions for the respective rounds are applied to read F-function correspondence tables from the memory; and output values or intermediate values for input values are acquired on the basis of reference to the tables to obtain data transformation results in accordance with the respective F-functions.
摘要翻译：提供了有效地执行应用了多个不同的F功能的加密处理的配置。在通过执行选择性地应用了不同的F功能的循环操作来执行加密处理的配置中，分别对应于F功能之一的多个F函数对应表，其中输入值和输出值或中间值相互关联存储在存储器中; 根据规定的密码处理顺序，对应于各轮的F函数的地址被应用于从存储器读取F函数对应表; 并且基于参考表获取输入值的输出值或中间值，以根据各自的F函数获得数据变换结果。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式