专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20170185643A1 Techniques to achieve ordering among storage device transactions 审中-公开
公开(公告)号：US20170185643A1
公开(公告)日：2017-06-29
申请号：US14757602
申请日：2015-12-23
申请人： Kshitij A. Doshi , Sanjeev N. Trika , Sridharan Sakthivelu
发明人： Kshitij A. Doshi , Sanjeev N. Trika , Sridharan Sakthivelu
IPC分类号： G06F17/30
CPC分类号： G06F16/2379
摘要： Various embodiments are generally directed to an apparatus, method and other techniques to receiving a sequence of transactions, each transaction including a request to write data to a memory device, processing the sequence of transactions, and communicating a response to a host after the sequence of transaction have been completed.

2. 发明授权

US08644202B2 Techniques for management of shared resources in wireless multi-communication devices 有权
标题翻译：无线多通信设备共享资源管理技术
公开(公告)号：US08644202B2
公开(公告)日：2014-02-04
申请号：US13293637
申请日：2011-11-10
申请人： Boris Ginzburg , Sharon Ben-Porat , Oren Kaidar , Shlomo Avital , Avishay Sharaga , Sridharan Sakthivelu , Eran Friedlander
发明人： Boris Ginzburg , Sharon Ben-Porat , Oren Kaidar , Shlomo Avital , Avishay Sharaga , Sridharan Sakthivelu , Eran Friedlander
IPC分类号： H04W72/00 , H04W48/18
CPC分类号： H04W76/15 , H04W48/16 , H04W72/00 , H04W76/28 , H04W88/06
摘要： An embodiment of the present invention provides an apparatus, comprising a network adapter configured for wireless communication using more than one technology, and wherein the network adapter is configured to share a plurality of shared hardware components by limiting access to the air to one comm only at given time by designating one comm that owns the shared hardware components as a primary comm and all other comms are secondary comms, wherein the primary comm allows the secondary comms to use the shared hardware components when it is in an idle-state but when the primary comm returns from the idle state, it claims ownership of the shared resources and the secondary comms release the shared resources.
摘要翻译：本发明的一个实施例提供了一种装置，其包括被配置用于使用多于一种技术的无线通信的网络适配器，并且其中所述网络适配器被配置为通过仅通过将访问空中限制到一个通信来共享多个共享硬件组件给定时间通过指定一个拥有共享硬件组件作为主要通信的通信，所有其他通信是次要通信，其中主通信允许辅助通信在处于空闲状态时使用共享硬件组件，但是当主要通信 comm从空闲状态返回，它声明共享资源的所有权，次要通信释放共享资源。

3. 发明申请

US20070220231A1 Virtual address translation by a processor for a peripheral device 审中-公开
标题翻译：用于外围设备的处理器的虚拟地址转换
公开(公告)号：US20070220231A1
公开(公告)日：2007-09-20
申请号：US11385242
申请日：2006-03-20
申请人： Sridharan Sakthivelu , John Baudrexl
发明人： Sridharan Sakthivelu , John Baudrexl
IPC分类号： G06F12/00
CPC分类号： G06F12/1009 , G06F12/1036 , G06F12/1081 , G06F12/109
摘要： Processors, systems, and methods for virtual address translation by a processor for a peripheral device are disclosed. In one embodiment, a processor includes a memory management unit and an interface. The memory management unit is to translate a first address to a second address. The first address is an address usable by software to access the virtual memory space of the processor. The second address is an address usable by the processor to access the physical memory space of the processor. The interface is to receive the first address from a peripheral device, to receive a request to translate the first address, and to transmit the second address to the peripheral device for the peripheral device to use to access the physical memory space of the processor.
摘要翻译：公开了一种用于外围设备的处理器进行虚拟地址转换的处理器，系统和方法。在一个实施例中，处理器包括存储器管理单元和接口。存储器管理单元将第一地址转换为第二地址。第一个地址是软件可以访问处理器的虚拟内存空间的地址。第二地址是处理器可以访问处理器的物理存储器空间的地址。接口是从外围设备接收第一个地址，接收转换第一个地址的请求，并将第二个地址发送到外围设备以供外围设备用于访问处理器的物理存储空间。

4. 发明申请

US20150032972A1 METHODS AND APPARATUS FOR SUPPORTING PERSISTENT MEMORY 有权
标题翻译：支持记忆的方法和设备
公开(公告)号：US20150032972A1
公开(公告)日：2015-01-29
申请号：US14125741
申请日：2013-07-26
申请人： Sridharan Sakthivelu , Robert Bruce Bahnsen , Gerrit Saylor
发明人： Sridharan Sakthivelu , Robert Bruce Bahnsen , Gerrit Saylor
IPC分类号： G06F12/08
CPC分类号： G06F12/0804 , G06F12/126
摘要： A processing device features a processing unit, a memory management system, and persistent memory in a persistent memory domain. The processing device provides an enhanced write-back (WB-E) memory space for an application running on the processing unit. The memory management system maps the WB-E memory space to the persistent memory. The application creates WB-E data by executing an instruction to store data to an address in the WB-E memory space. The WB-E data is automatically stored in a cache associated with the processing unit in response to creation of the WB-E data by the application. In response to execution of a commit instruction by the application after the application has created WB-E data for multiple memory addresses, the memory management system automatically ensures that all of the WB-E data for the application has been saved to the persistent memory domain. Other embodiments are described and claimed.
摘要翻译：处理设备具有处理单元，存储器管理系统和持久存储器域中的持久存储器。处理设备为在处理单元上运行的应用提供增强的回写（WB-E）存储器空间。存储器管理系统将WB-E存储器空间映射到持久存储器。应用程序通过执行将数据存储到WB-E存储空间中的地址的指令来创建WB-E数据。响应于应用程序创建WB-E数据，WB-E数据自动存储在与处理单元相关联的缓存中。在应用程序创建了多个内存地址的WB-E数据之后，响应于应用程序执行提交指令，内存管理系统自动确保应用程序的所有WB-E数据都已保存到持久内存域。描述和要求保护其他实施例。

5. 发明申请

US20120057552A1 TECHNIQUES FOR MANAGEMENT OF SHARED RESOURCES IN WIRELESS MULTI-COMMUNICATION DEVICES 有权
标题翻译：无线多通信设备共享资源管理技术
公开(公告)号：US20120057552A1
公开(公告)日：2012-03-08
申请号：US13293637
申请日：2011-11-10
申请人： Boris GINZBURG , Sharon Ben-Porat , Oren Kaidar , Shlomo Avital , Avishay Sharaga , Sridharan Sakthivelu , Eran Friedlander
发明人： Boris GINZBURG , Sharon Ben-Porat , Oren Kaidar , Shlomo Avital , Avishay Sharaga , Sridharan Sakthivelu , Eran Friedlander
IPC分类号： H04W72/04
CPC分类号： H04W76/15 , H04W48/16 , H04W72/00 , H04W76/28 , H04W88/06
摘要： An embodiment of the present invention provides an apparatus, comprising a network adapter configured for wireless communication using more than one technology, and wherein the network adapter is configured to share a plurality of shared hardware components by limiting access to the air to one comm only at given time by designating one comm that owns the shared hardware components as a primary comm and all other comms are secondary comms, wherein the primary comm allows the secondary comms to use the shared hardware components when it is in an idle-state but when the primary comm returns from the idle state, it claims ownership of the shared resources and the secondary comms release the shared resources.
摘要翻译：本发明的一个实施例提供了一种装置，其包括被配置用于使用多于一种技术的无线通信的网络适配器，并且其中所述网络适配器被配置为通过仅通过将访问空中限制到一个通信来共享多个共享硬件组件给定时间通过指定一个拥有共享硬件组件作为主要通信的通信，所有其他通信是次要通信，其中主通信允许辅助通信在处于空闲状态时使用共享硬件组件，但是当主要通信 comm从空闲状态返回，它声明共享资源的所有权，次要通信释放共享资源。

6. 发明授权

US09524219B2 Atomic transactions to non-volatile memory 有权
标题翻译：原子事务到非易失性存储器
公开(公告)号：US09524219B2
公开(公告)日：2016-12-20
申请号：US14040380
申请日：2013-09-27
申请人： Robert Bahnsen , Sridharan Sakthivelu , Vikram A. Saletore , Krishnaswamy Viswanathan , Matthew E. Tolentino , Kanivenahalli Govindaraju , Vincent J. Zimmer
发明人： Robert Bahnsen , Sridharan Sakthivelu , Vikram A. Saletore , Krishnaswamy Viswanathan , Matthew E. Tolentino , Kanivenahalli Govindaraju , Vincent J. Zimmer
IPC分类号： G06F12/14 , G06F11/14 , G06F9/46
CPC分类号： G06F11/1474 , G06F9/466 , G06F12/1441
摘要： Durable atomic transactions for non-volatile media are described. A processor includes an interface to a non-volatile storage medium and a functional unit to perform instructions associated with an atomic transaction. The instructions are to update data at a set of addresses in the non-volatile storage medium atomically. The functional unit is operable to perform a first instruction to create the atomic transaction that declares a size of the data to be updated atomically. The functional unit is also operable to perform a second instruction to start execution of the atomic transaction. The functional unit is further operable to perform a third instruction to commit the atomic transaction to the set of addresses in the non-volatile storage medium, wherein the updated data is not visible to other functional units of the processing device until the atomic transaction is complete.
摘要翻译：描述了用于非易失性介质的耐用原子事务。处理器包括到非易失性存储介质的接口和用于执行与原子事务相关联的指令的功能单元。这些指令是以原子方式在非易失性存储介质中的一组地址更新数据。功能单元可操作以执行第一指令以创建原子事务，该原子事务声明要以原子方式更新的数据的大小。功能单元还可操作以执行开始执行原子事务的第二指令。功能单元还可操作以执行第三指令以将原子事务提交到非易失性存储介质中的一组地址，其中更新的数据对于处理设备的其他功能单元是不可见的，直到原子事务完成。

7. 发明申请

US20150095600A1 ATOMIC TRANSACTIONS TO NON-VOLATILE MEMORY 有权
标题翻译：对非易失性存储器的原子交易
公开(公告)号：US20150095600A1
公开(公告)日：2015-04-02
申请号：US14040380
申请日：2013-09-27
申请人： Robert Bahnsen , Sridharan Sakthivelu , Vikram A. Saletore , Krishnaswamy Viswanathan , Matthew E. Tolentino , Kanivenahalli Govindaraju , Vincent J. Zimmer
发明人： Robert Bahnsen , Sridharan Sakthivelu , Vikram A. Saletore , Krishnaswamy Viswanathan , Matthew E. Tolentino , Kanivenahalli Govindaraju , Vincent J. Zimmer
IPC分类号： G06F9/46 , G06F12/14
CPC分类号： G06F11/1474 , G06F9/466 , G06F12/1441
摘要： Durable atomic transactions for non-volatile media are described. A processor includes an interface to a non-volatile storage medium and a functional unit to perform instructions associated with an atomic transaction. The instructions are to update data at a set of addresses in the non-volatile storage medium atomically. The functional unit is operable to perform a first instruction to create the atomic transaction that declares a size of the data to be updated atomically. The functional unit is also operable to perform a second instruction to start execution of the atomic transaction. The functional unit is further operable to perform a third instruction to commit the atomic transaction to the set of addresses in the non-volatile storage medium, wherein the updated data is not visible to other functional units of the processing device until the atomic transaction is complete.
摘要翻译：描述了用于非易失性介质的耐用原子事务。处理器包括到非易失性存储介质的接口和用于执行与原子事务相关联的指令的功能单元。这些指令是以原子方式在非易失性存储介质中的一组地址更新数据。功能单元可操作以执行第一指令以创建原子事务，该原子事务声明要以原子方式更新的数据的大小。功能单元还可操作以执行开始执行原子事务的第二指令。功能单元还可操作以执行第三指令以将原子事务提交到非易失性存储介质中的一组地址，其中更新的数据对于处理设备的其他功能单元是不可见的，直到原子事务完成。

8. 发明授权

US08072912B2 Techniques for management of shared resources in wireless multi-communication devices 失效
标题翻译：无线多通信设备共享资源管理技术
公开(公告)号：US08072912B2
公开(公告)日：2011-12-06
申请号：US12215360
申请日：2008-06-25
申请人： Boris Ginzburg , Sharon Ben-Porat , Oren Kaidar , Shlomo Avital , Avishay Sharaga , Sridharan Sakthivelu , Eran Friedlander
发明人： Boris Ginzburg , Sharon Ben-Porat , Oren Kaidar , Shlomo Avital , Avishay Sharaga , Sridharan Sakthivelu , Eran Friedlander
IPC分类号： H04W72/00 , H04W48/18
CPC分类号： H04W76/15 , H04W48/16 , H04W72/00 , H04W76/28 , H04W88/06
摘要： An embodiment of the present invention provides an apparatus, comprising a network adapter configured for wireless communication using more than one technology, and wherein the network adapter is configured to share a plurality of shared hardware components by limiting access to the air to one comm only at given time by designating one comm that owns the shared hardware components as a primary comm and all other comms are secondary comms, wherein the primary comm allows the secondary comms to use the shared hardware components when it is in an idle-state but when the primary comm returns from the idle state, it claims ownership of the shared resources and the secondary comms release the shared resources.
摘要翻译：本发明的一个实施例提供了一种装置，其包括被配置用于使用多于一种技术的无线通信的网络适配器，并且其中所述网络适配器被配置为通过仅通过将访问空中限制到一个通信来共享多个共享硬件组件给定时间通过指定一个拥有共享硬件组件作为主要通信的通信，所有其他通信是次要通信，其中主通信允许辅助通信在处于空闲状态时使用共享硬件组件，但是当主要通信 comm从空闲状态返回，它声明共享资源的所有权，次要通信释放共享资源。

9. 发明申请

US20100161914A1 AUTONOMOUS MEMORY SUBSYSTEMS IN COMPUTING PLATFORMS 审中-公开
标题翻译：计算平台中的自动记忆子系统
公开(公告)号：US20100161914A1
公开(公告)日：2010-06-24
申请号：US12343137
申请日：2008-12-23
申请人： Sean S. Eilert , Mark Leinwander , Sridharan Sakthivelu , John L. Baudrexl
发明人： Sean S. Eilert , Mark Leinwander , Sridharan Sakthivelu , John L. Baudrexl
IPC分类号： G06F12/00
CPC分类号： G06F9/467
摘要： Embodiments of the invention are generally directed to systems, methods, and apparatuses for autonomous memory subsystems in computing platforms. In some embodiments, the autonomous memory mechanism includes one or more autonomous memory logic instances (AMLs) and a transaction protocol to control the AMLs. The autonomous memory mechanism can be employed to accelerate bulk memory operations. Other embodiments are described and claimed.
摘要翻译：本发明的实施例一般涉及用于计算平台中的自主存储器子系统的系统，方法和装置。在一些实施例中，自主存储器机制包括一个或多个自主存储器逻辑实例（AML）和用于控制AML的事务协议。自主存储机制可用于加速大容量存储器操作。描述和要求保护其他实施例。

10. 发明申请

US20060285494A1 Dynamic link speed control 审中-公开
标题翻译：动态链接速度控制
公开(公告)号：US20060285494A1
公开(公告)日：2006-12-21
申请号：US11155381
申请日：2005-06-17
申请人： Yadong Li , Patrick Connor , William Campbell , Indumathi Madhavan , Sridharan Sakthivelu
发明人： Yadong Li , Patrick Connor , William Campbell , Indumathi Madhavan , Sridharan Sakthivelu
IPC分类号： H04J1/16
CPC分类号： H04L5/1446 , G06F1/3203 , Y02D50/10
摘要： Apparatus and systems, as well as methods and articles, may operate to measure a network link throughput value, compare the throughput value to a threshold value, and dynamically regulate the link speed based on the measured throughput value.
摘要翻译：装置和系统以及方法和物品可以操作以测量网络链路吞吐量值，将吞吐量值与阈值进行比较，并且基于测量的吞吐量值动态地调节链路速度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式