专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5309112A Switched-capacitor circuit power down technique 失效
标题翻译：开关电容电路掉电技术
公开(公告)号：US5309112A
公开(公告)日：1994-05-03
申请号：US914907
申请日：1992-07-16
申请人： King F. Lee , Norman T. Rollins
发明人： King F. Lee , Norman T. Rollins
IPC分类号： H03K5/24 , H03K17/16 , H03K5/01
CPC分类号： H03K17/162 , H03K5/249
摘要： A method and apparatus for reducing the settling time of a switched-capacitor circuit (10) which includes at least one capacitor (20) having at least one terminal connected to a switch. The method comprises the step of clocking the switched-capacitor circuit at a switching clocking frequency. In response to a control signal (51), the at least one terminal of the at least one capacitor (20) is biased to a reference voltage potential.
摘要翻译：一种用于减小开关电容器电路（10）的建立时间的方法和装置，其包括至少一个具有至少一个端子连接到开关的电容器（20）。该方法包括以开关时钟频率对开关电容器电路进行计时的步骤。响应于控制信号（51），至少一个电容器（20）的至少一个端子被偏置到参考电压电位。

2. 发明授权

US5394476A Volume control device 失效
标题翻译：音量控制装置
公开(公告)号：US5394476A
公开(公告)日：1995-02-28
申请号：US992356
申请日：1992-12-17
申请人： Norman T. Rollins , King F. Lee
发明人： Norman T. Rollins , King F. Lee
IPC分类号： H03G3/00 , H03G3/04 , H04B1/10
CPC分类号： H03G3/04 , H03G3/001
摘要： A volume control circuit comprises a variable gain stage (306), having a variable gain, and an up/down counter (324) for counting. The counter (324) has a counter input (321) and a counter output (333) for providing a first word (333) for controlling the gain of the gain stage. A microprocessor interface (326) includes an interface output (323) for providing a second word. A digital magnitude comparator (333) compares the first (323) and second (333) words. The comparator having a first input (333) connected to the counter output, a second input connected to the interface output (323), and a comparator output connected to the counter input (321), provides a count signal (329) if the words do not match and for providing a non-count signal (329) if the words match. Thus, responsive to the count signal (329), the up/down counter (324), counts from the first word, in a direction approaching the second word by a least significant bit to form a new first word, for controlling the gain of the gain stage.
摘要翻译：音量控制电路包括具有可变增益的可变增益级（306）和用于计数的上/下计数器（324）。计数器（324）具有用于提供用于控制增益级的增益的第一字（333）的计数器输入（321）和计数器输出（333）。微处理器接口（326）包括用于提供第二字的接口输出（323）。数字量值比较器（333）比较第一（323）和第二（333）字。比较器具有连接到计数器输出端的第一输入端（333），连接到接口输出端（323）的第二输入端和连接到计数器输入端（321）的比较器输出端，如果这些字如果词匹配，则不匹配并提供非计数信号（329）。因此，响应计数信号（329），上/下计数器（324）从接近第二个字的方向从第一个字计数最小有效位以形成一个新的第一个字，用于控制增益的增益增益阶段。

3. 发明授权

US5036217A High-speed low-power flip-flop 失效
标题翻译：高速低功率触发器
公开(公告)号：US5036217A
公开(公告)日：1991-07-30
申请号：US360819
申请日：1989-06-02
申请人： Norman T. Rollins , Gianfranco Gerosa
发明人： Norman T. Rollins , Gianfranco Gerosa
IPC分类号： H03K3/3562
CPC分类号： H03K3/35625
摘要： A master-slave flip-flop having a first bistable cell and a control circuit coupled to that first cell for changing the binary state of the cell in response to a set of complementary data inputs and a clock signal. The slave portion of the flip-flop includes a second bistable cell that is coupled to the first cell and a second control circuit for changing the state of the second cell in response to the output of the first cell and to a clock signal. The flip-flop is intended to be implemented using CMOS technology, and is capable of performing at frequencies greater than a gigahertz with low power consumption. The circuit configuration is highly symmetric, so that the master and slave portions may be interchanged.
摘要翻译：具有第一双稳态单元的主从触发器和耦合到第一单元的控制电路，用于响应于一组补充数据输入和时钟信号来改变单元的二进制状态。触发器的从部分包括耦合到第一单元的第二双稳态单元和用于响应于第一单元的输出和时钟信号改变第二单元的状态的第二控制电路。触发器旨在使用CMOS技术实现，并且能够以低功耗的千兆赫的频率执行。电路配置是高度对称的，从而主和从部分可以互换。

4. 发明授权

US06356749B1 Automatic adapt circuit for circumventing demodulator transients in radio receiver 有权
标题翻译：自动适应电路，用于避免无线电接收机中的解调器瞬变
公开(公告)号：US06356749B1
公开(公告)日：2002-03-12
申请号：US09344192
申请日：1999-06-24
申请人： Norman T. Rollins , Man Wa Wong , Steven P. Hoggarth
发明人： Norman T. Rollins , Man Wa Wong , Steven P. Hoggarth
IPC分类号： H04B110
CPC分类号： H04B1/28
摘要： An auto-adapt circuit (200) for altering radio receiver parameters due to demodulator transients and preventing the loss of received information. The auto-adapt circuit includes a detector circuit (215) connected to the output of a receiver demodulator (203) and a switch (219) controlled by the detector circuit (215). The detector circuit (215) detects a transient voltage at an upper threshold limit or at a lower threshold limit such that a transient at an output of the receiver demodulator will actuate the at least one switch for varying demodulator coupling parameters of the radio receiver.
摘要翻译：一种用于由于解调器瞬变而改变无线电接收机参数并防止接收信息丢失的自适应电路（200）。自适应电路包括连接到接收机解调器（203）的输出的检测器电路（215）和由检测器电路（215）控制的开关（219）。检测器电路（215）检测在上限阈值或较低阈值极限处的瞬态电压，使得接收机解调器的输出处的瞬变将致动至少一个开关以改变无线电接收机的解调器耦合参数。

5. 发明授权

US5699006A DC blocking apparatus and technique for sampled data filters 失效
标题翻译：直流阻塞装置和采样数据滤波器技术
公开(公告)号：US5699006A
公开(公告)日：1997-12-16
申请号：US678931
申请日：1996-07-12
申请人： Rajesh H. Zele , Walter H. Kehler , Norman T. Rollins
发明人： Rajesh H. Zele , Walter H. Kehler , Norman T. Rollins
IPC分类号： H03H19/00 , H03K5/00 , H03F3/04
CPC分类号： H03H19/004
摘要： A sampled data filter (400) provides on-chip blocking of DC signals. The addition of a very long time constant (VLTC) integrator (412) into the negative feedback path (414) of a first sampled data integrator (402) provides a lower corner frequency (502) with a zero at DC. The lower corner frequency (502) is adjustable while the desired frequency response is maintained.
摘要翻译：采样数据滤波器（400）提供DC信号的片上阻塞。将非常长的时间常数（VLTC）积分器（412）添加到第一采样数据积分器（402）的负反馈路径（414）中在DC处提供具有零的较低转角频率（502）。较低的转角频率（502）是可调节的，同时维持期望的频率响应。

6. 发明授权

US5734975A Direct-coupled signaling receiver with PL/DPL detector 失效
标题翻译：具有PL / DPL检测器的直接耦合信号接收器
公开(公告)号：US5734975A
公开(公告)日：1998-03-31
申请号：US736180
申请日：1996-10-24
申请人： Rajesh H. Zele , Walter H. Kehler , Norman T. Rollins
发明人： Rajesh H. Zele , Walter H. Kehler , Norman T. Rollins
IPC分类号： H04H20/31 , H04B1/10 , H04B1/16 , H04B1/26
CPC分类号： H04H20/31
摘要： A detector circuit (100) for detecting signaling information transmitted with a radio frequency (RF) signal for interpretation by a radio receiver includes a first low pass filter (105) for filtering demodulated audio signals that are directly coupled thereto and for providing a first filtered signal. A second low pass filter (109) is directly coupled with the first low pass filter (105) for filtering the first filtered signal and providing a second filtered signal. A signaling detector (111) is then directly coupled with the second low pass filter (109) for determining the frequency and/or bit code of signaling information included in the second filtered signal.
摘要翻译：一种用于检测用射频（RF）信号发送的用于由无线电接收机解释的信令信息的检测器电路（100），包括：第一低通滤波器（105），用于对直接耦合到其上的解调音频信号进行滤波，并提供第一滤波器信号。第二低通滤波器（109）与第一低通滤波器（105）直接耦合，用于对第一滤波信号进行滤波并提供第二滤波信号。信令检测器（111）然后与第二低通滤波器（109）直接耦合，用于确定包含在第二滤波信号中的信令信息的频率和/或比特码。

7. 发明授权

US5301369A Circuit with adjustable release time 失效
标题翻译：电路可调释放时间
公开(公告)号：US5301369A
公开(公告)日：1994-04-05
申请号：US862707
申请日：1992-04-03
申请人： John W. Simmons , Virgilio A. Fernandez , Norman T. Rollins
发明人： John W. Simmons , Virgilio A. Fernandez , Norman T. Rollins
IPC分类号： H03K17/16 , H04B1/46
CPC分类号： H03K17/164 , H04B1/46
摘要： A circuit (100) is provided which includes a forward charging switch (FET MN2) having an input terminal (102), an output terminal 112 and a plurality of current sink elements (FETs MN1 and MN3). The plurality of current sink elements (MN1 and MN3) are selectable via a control switch circuit (114) which is responsive to a control signal at the control switch input terminal (104). Preferably, one of the current sinks is always selected in order for some small amount of current to be discharged from output terminal 112 which is coupled to a capacitor (C1).
摘要翻译：提供了一种电路（100），其包括具有输入端（102），输出端112和多个电流吸收元件（FET MN1和MN3）的正向充电开关（FET MN2）。多个电流吸收元件（MN1和MN3）可以经由控制开关电路（114）来选择，控制开关电路响应控制开关输入端子（104）处的控制信号。优选地，总是选择一个电流吸收器，以便从耦合到电容器（C1）的输出端子112放电一些小量的电流。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式